- Library Home /
- Search Collections /
- Open Collections /
- Browse Collections /
- UBC Graduate Research /
- Real-time hardware-in-the-loop simulation and control...
Open Collections
UBC Graduate Research
Real-time hardware-in-the-loop simulation and control of totem pole PFC converter Amiri, Peyman; Gautam, Deepak; Botting, Chris; Eberle, Wilson; Wang, Liwei
Abstract
High efficiency totem pole power factor correction (PFC) converters have attracted a significant attention in recent years. State of the art wide band gap (WBG) devices make continuous conduction mode (CCM) totem pole PFC feasible for medium to high power applications. However, higher costs and complex control are the main barriers to widespread industrial adoption of this topology. Control challenges including current spikes during zero crossings, DC component in AC mains current and AC voltage drop handling are investigated in this paper. Appropriate control measures are utilized to address these challenges. Additionally an accurate low cost DC current reduction method is proposed. The effectiveness of the proposed control is verified through real-time hardware-in-the-loop simulation of a 1450 W interleaved totem pole PFC converter.
Item Metadata
Title |
Real-time hardware-in-the-loop simulation and control of totem pole PFC converter
|
Creator | |
Publisher |
IEEE
|
Date Issued |
2020-11-30
|
Description |
High efficiency totem pole power factor correction (PFC) converters have attracted a significant attention in recent years. State of the art wide band gap (WBG) devices make continuous conduction mode (CCM) totem pole PFC feasible for medium to high power applications. However, higher costs and complex control are the main barriers to widespread industrial adoption of this topology. Control challenges including current spikes during zero crossings, DC component in AC mains current and AC voltage drop handling are investigated in this paper. Appropriate control measures are utilized to address these challenges. Additionally an accurate low cost DC current reduction method is proposed. The effectiveness of the proposed control is verified through real-time hardware-in-the-loop simulation of a 1450 W interleaved totem pole PFC converter.
|
Genre | |
Type | |
Language |
eng
|
Series | |
Date Available |
2022-08-30
|
Provider |
Vancouver : University of British Columbia Library
|
Rights |
Attribution-NonCommercial-NoDerivatives 4.0 International
|
DOI |
10.14288/1.0418453
|
URI | |
Affiliation | |
Campus | |
Citation |
P. Amiri, D. Gautam, C. Botting, W. Eberle and L. Wang, "Real-Time Hardware-in-the-Loop Simulation and Control of Totem Pole PFC Converter," 2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL), 2020, pp. 1-7
|
Publisher DOI |
10.1109/COMPEL49091.2020.9265648
|
Peer Review Status |
Reviewed
|
Scholarly Level |
Faculty; Researcher; Graduate
|
Rights URI | |
Aggregated Source Repository |
DSpace
|
Item Media
Item Citations and Data
Rights
Attribution-NonCommercial-NoDerivatives 4.0 International