- Library Home /
- Search Collections /
- Open Collections /
- Browse Collections /
- UBC Theses and Dissertations /
- Design and VLSI implementation of a convolutional encoder...
Open Collections
UBC Theses and Dissertations
UBC Theses and Dissertations
Design and VLSI implementation of a convolutional encoder and majority logic decoder for forward error correction in intrabuilding power line communications Friedman, David
Abstract
The need for simple and effective forward error correction (FEC) schemes for use in modern low-cost communication systems continues, especially for intrabuilding power line (IPL) communications. In particular, the use of short random error correcting convolutional codes with a moderate degree of interleaving has been shown to be a viable FEC option that enhances the performance of communications over the power line channel. In this thesis, a VLSI convolutional encoder and threshold decoder (codec) chip for use in intrabuilding power line communications was successfully designed, fabricated and tested. The chip implements the rate 1/2 (2, 1, 6) self-orthogonal convolutional code together with programmable degrees of interleaving = 1, 3, 5, 7). This code provides random and burst error correcting capabilities. Threshold or majority—logic decoding was selected as the algorithm to be used, due to the ease of its implementation and its appropriateness for burst error channels. Interleaving and deinterleaving can easily be included in the encoder and decoder, respectively. The codec is a semi-custom design that uses standard library cells, and was fabri cated using 1.2 1tm CMOS technology. A maximum throughput of 50 Mbps is feasible. Built-In Self-Test was incorporated into the design providing 100% single stuck-at fault coverage, with under 10% of silicon area overhead. To evaluate the effectiveness of the VLSI codec, the chip was integrated onto two existing power line modems. Performance tests were completed for coded and uncoded data transmissions under conditions of varying channel quality. This study successfully demonstrates that the use of this FEC chip is effective in increasing the error—free throughput of intrabuilding power line communications. The chip provides the possibility of maintaining reliable communications over channels that could otherwise not be used for data communications at 19.2 Kbps.
Item Metadata
Title |
Design and VLSI implementation of a convolutional encoder and majority logic decoder for forward error correction in intrabuilding power line communications
|
Creator | |
Publisher |
University of British Columbia
|
Date Issued |
1992
|
Description |
The need for simple and effective forward error correction (FEC) schemes for use in
modern low-cost communication systems continues, especially for intrabuilding power line
(IPL) communications. In particular, the use of short random error correcting convolutional
codes with a moderate degree of interleaving has been shown to be a viable FEC option
that enhances the performance of communications over the power line channel.
In this thesis, a VLSI convolutional encoder and threshold decoder (codec) chip for
use in intrabuilding power line communications was successfully designed, fabricated
and tested. The chip implements the rate 1/2 (2, 1, 6) self-orthogonal convolutional code
together with programmable degrees of interleaving = 1, 3, 5, 7). This code provides
random and burst error correcting capabilities. Threshold or majority—logic decoding was
selected as the algorithm to be used, due to the ease of its implementation and its
appropriateness for burst error channels. Interleaving and deinterleaving can easily be
included in the encoder and decoder, respectively.
The codec is a semi-custom design that uses standard library cells, and was fabri
cated using 1.2 1tm CMOS technology. A maximum throughput of 50 Mbps is feasible.
Built-In Self-Test was incorporated into the design providing 100% single stuck-at fault
coverage, with under 10% of silicon area overhead.
To evaluate the effectiveness of the VLSI codec, the chip was integrated onto two
existing power line modems. Performance tests were completed for coded and uncoded
data transmissions under conditions of varying channel quality. This study successfully
demonstrates that the use of this FEC chip is effective in increasing the error—free
throughput of intrabuilding power line communications. The chip provides the possibility
of maintaining reliable communications over channels that could otherwise not be used
for data communications at 19.2 Kbps.
|
Extent |
2538142 bytes
|
Genre | |
Type | |
File Format |
application/pdf
|
Language |
eng
|
Date Available |
2009-02-20
|
Provider |
Vancouver : University of British Columbia Library
|
Rights |
For non-commercial purposes only, such as research, private study and education. Additional conditions apply, see Terms of Use https://open.library.ubc.ca/terms_of_use.
|
DOI |
10.14288/1.0065276
|
URI | |
Degree | |
Program | |
Affiliation | |
Degree Grantor |
University of British Columbia
|
Graduation Date |
1994-05
|
Campus | |
Scholarly Level |
Graduate
|
Aggregated Source Repository |
DSpace
|
Item Media
Item Citations and Data
Rights
For non-commercial purposes only, such as research, private study and education. Additional conditions apply, see Terms of Use https://open.library.ubc.ca/terms_of_use.