PHOTOVOLTAIC ARRAY SIMULATORS

by

GUANG LIU

B. Sc., Guangxi University, 1982.

A THESIS SUBMITTED IN PARTIAL FULFILMENT OF
THE REQUIREMENTS FOR THE DEGREE OF
MASTER OF APPLIED SCIENCE

in

FACULTY OF GRADUATE STUDIES

Department of Electrical Engineering

We accept this thesis as conforming to the required standard

THE UNIVERSITY OF BRITISH COLUMBIA

June, 1985

© Guang Liu, 1985

In presenting this thesis in partial fulfilment of the requirements for an advanced degree at the University of British Columbia, I agree that the Library shall make it freely available for reference and study. I further agree that permission for extensive copying of this thesis for scholarly purposes may be granted by the head of my department or by his or her representatives. It is understood that copying or publication of this thesis for financial gain shall not be allowed without my written permission.

Department of Electrical Engineering

The University of British Columbia 1956 Main Mall Vancouver, Canada V6T 1Y3

Date Sept 30, 1985

ABSTRACT

Two basic types of photovoltaic (PV) array simulator have been designed and tested. The first involves the use of a pilot panel and variable light source. It is implemented with analogue circuits. A stability analysis based method is presented for this simulator with resistance-inductance (R-L) loads. In the second. characteristic array curves are stored in the memory of a microprocessor-based simulator. The design of simulators is based on the transfer function method. By using the computing facility available, a stability study for the Type I simulator and some dynamic simulations are carried out. Both simulators are capable of driving a special load, namely, an experimental solar pumping system. The experimental results for both types of simulator are satisfactory in terms of steady state precision and dynamic behaviour when used with this load.

Compared with previously-reported PV array simulator designs [6,7,8,9,18], the two simulators described here have the following distinctive features:

- 1. A new method of sample curve generation for the Type II simulator results in relatively short sampling period and small memory size.
- 2. The sample curves of the type II simulator are based directly on the real PV array to be simulated. They are more accurate than the sample curves in references [6,7,9].

- 3. Different loads (R, R-L and an experimental solar pumping system) have been considered in the design and have been tested in laboratory.
- 4. A stability analysis and some dynamic simulations are presented for the type I simulator. An analysis of this type has not been reported in previous studies [6,7,8,9,18].

Table of Contents

1.	INTRODUCTION1
	1.1 PV array powered systems1
	1.2 PV array simulators4
	1.2.1 Previous Simulator Designs5
	1.2.2 Simulator Requirements6
2.	TYPE I SIMULATOR9
	2.1 Design Considerations for Type I Simulator9
	2.1.1 Sample Curve generation9
	2.1.2 Control Loops11
	2.1.3 Power Converter12
	2.2 Design and Test of Type I Simulator14
	2.3 Stability Analysis with R-L Loads24
	2.4 Application to a Pumping System33
3.	TYPE II SIMULATOR41
	3.1 Design Considerations42
	3.1.1 Sample Curve Generation42
	3.1.2 Control Scheme of the Simulator44
	3.1.3 Power Converter45
	3.2 Design and Test of the Type II Simulator46
	3.2.1 Hardware of the Type II Simulator46
	3.2.2 Transfer Function Analysis for the Pumping System Load51
	3.2.3 Software of the System57
4.	DISCUSSION
5.	CONCLUSION
REFE	RENCES67
APPE	NDIX A: ALGORITHM FOR STABILITY STUDY69

APPENDIX	B:	PROGRAM	LISTING	FOR	STABILITY	STUDY	• • • • • • • • • •	71
APPENDIX	C:	CONTROL	PROGRAM	LIST	ring	• • • • • •	• • • • • • • • • •	74

List of Figures:

•	Ţ	age
Figure	1-1. Functional Elements of A Solar Cell System	1
Figure	1-2. Typical PV Array Characteristics	2
Figure	1-3. Power Demand and Power Supply Versus Time	
	of Day	3
Figure	2-1. Solar Cell Equivalent Circuit	10
Figure	2-2. One Way to Generate Sample Curves	10
Figure	2-3. Circuit Diagram of the Chopper	13
Figure	2-4. Waveform of Chopper Output and Base Signal	14
Figure	2-5. Schematic Diagram of Type I Simulator	15
Figure	2-6. Circuit Diagram of Type I Simulator	16
Figure	2-7. Current Loop Transfer Function Block Diagram	17
Figure	2-8. Load Line of the Transistor T	18
Figure	2-9. Voltage Loop Transfer Function Block Diagram	19
Figure	2-10. Output Characteristic with Varying Load	21
Figure	2-11. Simulator Output with Mismatched Parameters	22
Figure	2-12. Experimental Output of Correctly	
	Adjusted Simulator	23
Figure	2-13. Model of the Whole System	24
Figure	2-14. Modified Model of the Whole System	27
Figure	2-15. The Equivalent Non-linear Element	29
Figure	2-16. Typical Nyquist Plot of the Simulator	30
Figure	2-17. Stable Value of k with Respect to R _L , L	3 1
Figure	2-18. Type I Simulator Response to Step Change	32

Figure 2-19. Schematical Diagram of the Pumping System	33
Figure 2-20. Equivalent Circuit of the Pumping System	34
Figure 2-21. Model of Modified Voltage Loop	35
Figure 2-22. Step Response of the Voltage Loop	37
Figure 2-23. Ramp Response of the Voltage Loop	38
Figure 2-24. Equivalent Load Line of the Pumping System	39
Figure 2-25. Simulated Load for Preliminary Test	40
Figure 3-1. One of the I/V Curves to Be Simulated	43
Figure 3-2. Architecture of 6809 Microprocessor	
Development System	48
Figure 3-3. Hardware Configuration of the Type II	
Simulator	49
Figure 3-4. Signal Assignment to I/O Ports	50
Figure 3-5. Circuit Diagram of PWM Signal Generator	52
Figure 3-6. Transfer Function Block Diagram for Pumping	
System Load	54
Figure 3-7. Circuit Diagram of Analogue Part	55
Figure 3-8. Type II Simulator I/V Curves (PI Control)	58
Figure 3-9. Type II Simulator Output Using P Control	59
Figure 3-10a. Flowchart of Control Program	61
Figure 3-10b. Flowchart of Subroutines	62
Figure 3-11 Step Perpopse of the Type II simulator	63

Acknowledgements

I wish to thank Dr. W. G. Dunford for his advice and help throughout my work on this project. Thanks are also due to Dr. M. S. Davies who helped me with the stability analysis, and Dr. D. L. Pulfrey from whom I received help on matters concerning solar cells.

1. INTRODUCTION

Solar energy is a promising energy source for future. When other non-renewable energy sources, such as gas, oil and coal, become limited and expensive, electric from photovoltaic arrays will be economically competitive. Some experts in this field have given guite optimistic predictions. It has been predicted [1] that in a insolation level of region with an annual 1750 electricity from PV arrays will be cheaper (tropics), the than that from conventional power grid by the year 2000.

1.1 PV ARRAY POWERED SYSTEMS

A sketch showing a typical PV array-powered system is illustrated schematically in Figure 1-1. When the PV array is exposed to sunlight, it becomes a power source with the current/voltage (I/V) characteristics shown in Figure 1-2.




Figure 1-1. Functional Elements of A Solar Cell System

As can be seen, the I/V characteristics of a PV array vary

with both the light intensity and temperature. For this reason, 'power conditioning' and 'power storage' elements are necessary in most systems. Typical 'electrical loads' in a stand-alone system are light bulbs, electrical appliances residences, motors in a pumping system or, in interconnected systems, the PV array could feed power into the grid. Taking a residential system as an example [4], the power demand of a residence over a typical 24-hour period during the Spring and the power a PV array may produce in Figure 1-3. As can be seen, from 6 am to 6 pm, the shown PV array output power exceeds the power needed.




Figure 1-2 Typical PV Array Characteristics




Figure 1-3. Power Demand and Power Supply Versus Time of Day

To make good use of this energy, it is stored in batteries. At other times, when the power demand of the residence exceeds the power output of the PV array, the demand can be met by releasing the energy stored in the batteries. These functions are controlled by the power conditioner.

A further function of the power conditioner is to ensure that the total load is matched to the array so that maximum power is always extracted. This corresponds to operation close to the 'knee' of the curves of Figure 1-2. This matching must be done continuously as load and sunlight conditions change.

In some simple systems the power conditioner is eliminated, with the load being connected directly to the array. The overall efficiency of these systems is low since

the maximum power tracking function is not present.

The purpose of the work described in this thesis is to design a circuit which will produce an output characteristic of the type shown in Figure 1-2. This will allow for research on many different types of loads to be performed in the absence of a real array. This will remove any reliance on prevailing weather conditions, and should also provide some cost savings.

Two approaches to the design of a simulator are described in the next section. The emphasis of the work described here is on the circuit design. The stability analysis of the system is complex and is only performed for certain load conditions. The completed simulator is to be used to supply a pumping system. Initial tests with this load have been satisfactory.

1.2 PV ARRAY SIMULATORS

The requirements of a simulator vary according to the load to be tested. For instance, in laboratory testing of a PV array-powered pumping system, one may need the I/V curve of the array to be fixed for a period of time so that measurement and comparisons can be done. It is not possible to count on the natural environment to provide a fixed light intensity and temperature, and it is costly to build up an artificial environment for a large size array. However, it is easy for the PV array simulator to output a fixed I/V characteristic curve.

A PV array simulator is a controlled power source that can produce output characteristics mimicking that of a real PV array. A power converter is usually used, and it can be an ac to dc bridge converter or a dc to dc chopper. Though control schemes may differ very much from each other, they basically consist of sample curve generation and control loops.

1.2.1 PREVIOUS SIMULATOR DESIGNS

reference [6], sample curves are obtained Ιn calculating a series of formulae. The steady state error reasonably small. However, due to the relatively long sampling period caused by the formula calculation, the dynamic response is not very fast (0.3 second). In reference [7], the control function is implemented with analogue circuitry. A chopper (switching regulator) is used as the power converter. The sample curve is obtained by physical simulation based on the solar cell equivalent circuit. The step response of this simulator is very fast (about 20 ms). However, the effect of temperature is not considered. A comparison between the I/V curves of the simulator and those of the real array was not reported. Reference [9] describes a low cost simulator. In that report, an I/V curve divided into two linear sections and one non-linear section (around the maximum power point). The non-liner section is approximated by an exponential curve and is implemented with an analogue exponential multiplier. The steady

accuracy is not as good as that of reference [6]. The information regarding dynamic response is not provided.

All the simulators mentioned above produce fixed, repeatable I/V curves which are not subject to the influence of the environment. In references [8 & 18], solar cells are used to obtain sample curves. As a result, the output I/V curves of these simulators are subject to the influence of the environment. However, transient response is not discussed in either reference.

1.2.2 SIMULATOR REQUIREMENTS

The overall design of a simulator is governed by the requirements of the application. It may be desirable to reproduce a continuous variation in the I/V characteristics, might be experienced during a typical operating day, for example, during the field test of PV array-powered systems. simulators reported in references [8,18] are suitable for this kind of application. Alternatively, it required that a particular, repeatable I/V characteristic should be produced for comparison purposes. In this thesis, simulators different types οf PV array are introduced, which will be referred to as type I and type The major difference between these two types of simulators is the way they generate sample curves. A small PV panel is used as a pilot in the type I simulator. The pilot panel can be put outdoors, being influenced by the environment, or it can be placed in a light and temperature controlled environment. The control unit of the type I simulator keeps the simulator output current proportional to the pilot panel current, and the simulator output voltage proportional to the pilot panel voltage. As a result, the I/V curves of the simulator are amplified versions of those of the pilot panel. The steady state error (compared with the pilot panel) is within 1%. More detailed discussion about the steady state error of the type I simulator Chapter 4. The transient state caused by a step qiven in change of load from open circuit to maximum power point is 50 ms. In the type II simulator a pilot panel is not used. Instead, reference I/V curves are stored in the memory of a microprocessor system. In the system described here the sample curve generation and control tasks are implemented using a Motorola 6809 Microprocessor. The method used for sample curve generation is a combination offormula calculation and data storage, which is a trade-off between execution time and memory size. Different curves can by setting a code. Once a curve is selected, the selected I/V characteristic type II simulator can output an corresponding to this curve for as long as is required.

The load connected to the simulator is an experimental pumping system. The regulator in the pumping system matches the dc motor to the array so that when the I/V curve of the array changes with the light intensity and temperature, the operating point is kept close to the maximum power point. The regulator adjusts the operating point approximately 10

times every second.

Resistive and resistive-inductive loads are also considered in this thesis.

For both types of simulator studied in this work, the power converter is a one quadrant (positive voltage, positive current) power transistor chopper with high switching frequency and low switching losses.

The major contributions of this thesis are:

- Two new designs of PV array simulator are presented. These simulators can be used with a particular solar pumping system load and some other loads, such as R , R-L and dc motor loads.
- 2. A stability analysis for the type I simulator and some partial dynamic simulations have been carried out. The results of this analysis and simulations help the designer to choose system parameters properly so that instability (oscillation) will not occur. have not been reported previously.

The detailed design of a type I simulator and practical problems encountered during testing of the simulator are presented in Chapter 2. Chapter 3 provides the details of the design and testing of a type II simulator. Some discussion of the two simulators is given in Chapter 4. Finally, conclusions are drawn in Chapter 5.

2. TYPE I SIMULATOR

2.1 DESIGN CONSIDERATIONS FOR TYPE I SIMULATOR

The basic requirements of a type I simulator are listed below:

- 1. The steady state error must not exceed 5% in order to assure the accuracy of the experiment using this simulator.
- 2. The transient state caused by a step change of load from open circuit to maximum power point must not exceed 150 ms. Slower response will affect the operation of the pumping system connected to it.
- The open circuit voltage and short circuit current must be adjustable.
- 4. The simulator must be capable of driving an experimental solar pumping system load as well as R and R-L loads.
- 5. The output I/V curve should be capable of smooth adjustment between different insolation conditions.

To meet the requirements listed above, various design features had to be considered. These are described below.

2.1.1 SAMPLE CURVE GENERATION

Sample curve generation is important to the overall performance of the simulator because the output of the simulator is controlled to follow the sample curve. In reference [7], physical simulation is used. The sample curve is based on the equivalent circuit shown in figure 2-1. This

equivalent circuit is implemented using the analogue circuit illustrated in figure 2-2. By varying the base bias of Q1, one can change the value of the current source so that the variation of light intensity is simulated. Rs and Rp can be adjusted easily to simulate PV arrays with different values of Rs and Rp.




Figure 2-1. Solar Cell Equivalent Circuit




Figure 2-2. One Way to Generate Sample Curves

However, the influence of temperature is not simulated

properly in this scheme. Reference [6] uses formulae based on theoretical analyses to produce sample curves. Once the light intensity, temperature and specific array type are given, the formulae can reproduce the I/V curve with satisfactory precision. Moreover, to simulate different types of PV array, one only need adjust certain constants accordingly. This method can reproduce a repeatable sample curve quite well. However, both methods mentioned above are unsuitable for the type I simulator because neither can the influence of the environment easily. mentioned in Chapter 1, the pilot panel method has been chosen to form the sample curves for the type I simulator. Because the sample is taken from the PV panel, which reduced version of the PV array, this method produces sample curves closer to the real array curves than the previously reported methods [6,7,9]. More importantly, the sample curve is affected by the environment in the same manner as curve from a real array might be.

2.1.2 CONTROL LOOPS

Although digital circuitry can be used, it is more convenient to use analogue circuitry to form the control loops because the sample curves generated with the pilot panel method are analogue signals. A voltage loop and a current loop are considered in the design of type I simulator. The voltage loop keeps the output voltage proportional to that of the pilot panel and the current loop

keeps the current of the pilot panel following the load current. Proportional-integrational (PI) compensators are used in both control loops. With PI compensators, zero steady state error can theoretically be achieved. The parameters can be adjusted to achieve satisfactory dynamic behaviour. Because the sample curves are non-linear and the load parameters may fall within a wide range of values, stability may be a problem. To investigate such problems, a computer program has been developed to assess the stability for a particular load condition. Details of the stability analysis are described in section 2.3. The algorithm of the program is given in Appendix A. The complete program listing is given in Appendix B.

2.1.3 POWER CONVERTER

The power converter used here is a one quadrant power transistor chopper operating at 25 KHz. This is based on the consideration of getting fast response without substantially increasing the switching losses.

The circuit diagram of the chopper is shown in Figure 2-3. The power transistor in Figure 2-3 works as a power switch controlled by the base voltage. If the base voltage is positive 5 volts, the switch is on; if the base voltage is negative 5 volts, the switch is off. By controlling the lengths of the on period and off period, the output average voltage of the chopper can be adjusted. Figure 2-4 shows the base drive signal and the waveform of the corresponding

output voltage of the chopper.





Figure 2-3. Circuit Diagram of the Chopper

The dotted lines in Figure 2-4 represent the average chopper output voltage of each cycle. The average output voltage of the chopper is given by the following relation:

Vch=(d.c. source voltage) $\cdot \delta$

where, δ is the duty ratio of the chopper. Alternatively, an ac to dc converter can be used where a dc source is unavailable. However, the operating frequency would be limited by the ac source frequency. This may result in a larger filter time constant and slower dynamic response. A resistor, R_{18} (see Figure 2-6), acting as a current limiter is in series with the chopper output so that there is no

danger of overcurrent when the simulator is short circuited.






Figure 2-4. Waveforms of Chopper Output and Base signal

2.2 DESIGN AND TEST OF TYPE I SIMULATOR

The type I simulator is shown schematically in the block diagram of Figure 2-5, it serves to duplicate the I/V characteristics of a PV panel, but at a higher power rating. It is intended to be used in applications where a single commercial panel is available, and where it is required to simulate a large array of these panels. The panel used in the tests described here is an ARCO G100. It is rated at 5 W (peak power), open circuit voltage 20.8 volts and short

circuit current 435 mA. A transistor is connected in




Figure 2-5. Schematic Diagram of the Type I Simulator

parallel (c-e) with the pilot panel, as shown in the circuit diagram of Figure 2-6. By controlling the base bias of the transistor, the panel current can be varied from nearly zero (limited by Iceo), to nearly short circuit current (limited by emitter resistor and saturation voltage of the transistor). The voltage of the panel will vary accordingly. Thus the sample curve is obtained. The voltage of the pilot panel is used as a reference input for the voltage loop.

In addition to the voltage loop there is a current loop, each with a PI compensator. The load current is sensed by a Hall effect sensor and the current signal goes, through a 'T' filter and operational amplifier A1 before it is sent to the PI compensator. The purpose of the filter is to obtain a relatively 'ripple free' current feedback signal.




Figure 2-6. Circuit Diagram of the Type I Simulator

This is important to the current loop. The operational amplifier A1 is used to adjust the short circuit current of the simulator. The short circuit current can be adjusted to as high as the power converter can tolerate by simply varying potentiometer R3. The PI compensator includes op amps, A2 and A3, transistor T, and some capacitors and resistors. Figure 2-7 shows a transfer function block diagram of the current loop, where:




Figure 2-7. Current Loop Transfer Function Block Diagram

$$T_1 = R_1 C_1 / 4$$
 (2-1)
 $T_2 = R_4 C_2 / 4$ (2-2)
 $T_3 = R_8 C_5$ (2-3)
 $T_8 = R_{1,1} C_7 / 4$ (2-4)
 $K_1 = R_1 / R_3$ (2-5)
 $K_3 = R_8 / R_4$ (2-6)

$$K_B = R_{12}/R_{11}$$
 (2-7)

a is the conversion ratio of the current sensor and $h_{2,1}$ is a hybrid parameter of the transistor T.

Figure 2-8 shows how the pilot panel is adjusted by the shunt transistor T. The voltage and current in Figure 2-8 are in per unit values. The current base and the voltage base are the short circuit current and the open circuit voltage respectively.




Figure 2-8. Load Line of the Transistor T

When the output voltage of A2 changes, the base current of T will change, and thus the operating point will move along the pilot panel characteristic curve, producing a reference input for the voltage control loop. Assuming a change in the load current, there will be a difference between the reference input and feedback current signals. The PI compensator then regulates the pilot panel current until the

reference input and feedback current are equal (reaching steady state). The following formulae are used to determine the current loop parameters:

$$Rb=12 \cdot h_{21}/Ipsc \tag{2-8}$$

$$R_{12}/R_{11}=10/(Ipsc \cdot R_{10})$$
 (2-9)

$$Issc=10 \cdot R_1/(R_3 a) \tag{2-10}$$

where Ipsc is the short circuit current of the pilot panel, Issc is the short circuit current of the simulator.

Figure 2-9 is the transfer function block diagram of the voltage loop, where:

$$T_4 = R_{16}C_8$$
 (2-11)

$$T_5 = R_{2,1}R_{1,\mu}C_6/(R_{2,1}+R_{1,\mu}) \approx R_{2,1}C_6$$
 (2-12)

$$T_7 = R_{15}R_{20}C_{10}/(R_{15} + R_{20})$$
 (2-13)




Figure 2-9. Voltage Loop Transfer Function Block Diagram

$$K_5 = R_{16} / (R_{21} + R_{14})$$
 (2-14)

$$K_7 = R_{16} / (R_{15} + R_{20})$$
 (2-15)

$$T_{T_{c}} = L/R_{T_{c}}$$

$$T_{T,1} = L/(R_T + R_{18})$$
 (2-18)

To is the chopper period. R_L and L are the load resistance and inductance respectively (assuming R-L load). Kc is the chopper voltage gain parameter. The input to the voltage loop is the pilot panel voltage, which is compared with the feedback voltage from the simulator output, forming the error signal. The PI compensator regulates the output of A4 (Vc) according to the error signal. The chopper output voltage Vch is related to this by the following form:

$$Vch=Kc \cdot Vc$$
 (2-19)

By adjusting R_{15} , the simulator open circuit voltage can be set:

$$Vsoc=0.1 \cdot Vpoc(R_{15}+R_{20}) / (R_{14}+R_{21})\beta$$
 (2-20)

where Vsoc is simulator open circuit voltage, Vpoc is the pilot panel open circuit voltage and β is the conversion ratio of the voltage sensor. Within the whole voltage range the chopper should not saturate. To meet this condition, Issc, Vsoc, R_{1B} and the source voltage must be chosen properly. Figure 2-10 shows how the I/V curve is achieved at the simulator output terminals (assuming a resistive load for simplicity). In Figure 2-10, suppose the load characteristic changes from L1 to L2. The chopper output voltage will change from Vsm1 to Vsm2, the operating point will move from A to B. Thus the output follows the pilot panel. On the other hand, if the chopper voltage saturates before reaching Vsm2, the operating point will move to C

instead of B. Consequently, substantial distortion occurs. To avoid this problem, Issc and Vsoc must be limited so that the entire simulator I/V curve (under the highest illumination level)




Figure 2-10. Output Characteristic with Varying Load

is inside the triangle formed by the two axes and line P_2 (Figure 10, assuming Vsm_2 is the highest chopper output voltage). Figure 2-11 shows the results of a saturated chopper caused by mismatched parameters (Vsoc too high). During the test of the simulator with R-L load , an adjustable light source is used to obtain different light intensity conditions. The output current is adjusted by varying the load resistor. When the simulator is short

circuited, the short circuit current of the simulator is adjusted to 10 amperes. The open circuit voltage of the simulator is adjusted to 50 volts. This setting




Figure 2-11. Simulator Output with Mismatched Parameters

is chosen arbitrarily to test the steady state error of the system. As the short circuit current and open circuit voltage can be adjusted within a certain range, once the actual short circuit current (Isc) and open circuit voltage (Voc) are given, the short circuit current and the open circuit voltage of the simulator can be set to Isc and Voc respectively. The simulator output voltage and current are monitored by an oscilloscope (in x-y mode) and recorded by an x-y plotter. The I/V characteristics of the simulator and

the pilot panel are recorded from the x-y plotter and are shown in figure 2-12.




Figure 2-12. Experimental Output of Correctly Adjusted Simulator

All values are per-unit, for easy comparison. The difference between the simulator I/V curves and the pilot panel I/V curves is within 1%. As there are differences between the pilot panel I/V curves and the array I/V curves (refer to Chapter 4 for details), the steady state error (compared with the array) is larger than 1%. It is assumed that the maximum difference between a pilot panel I/V curve and the corresponding array I/V curve is not more than 4%. Different

resistive load, R-L loads and motor loads have been connected to the simulator and no stability problems (oscillations) were observed.

2.3 STABILITY ANALYSIS WITH R-L LOADS

This section presents a stability analysis for the type I simulator with R-L loads. The results of this analysis provide guidance for the determination of circuit parameters to assure the stability of the whole system.

The transfer function block diagram of the whole system can be obtained by combining the current and voltage loop transfer function block diagrams (Fig. 2-7 and 2-9) as shown in Figure 2-13.




Figure 2-13. Model of the Whole System

In Figure 2-13,

$$N_0 = aK_1K_5P_1P_3$$
 (2-21)

$$N_1 = N_0 (T_3 T_4 T_7 T_8)$$
 (2-22)

$$N_2 = N_0 \left(T_3 T_4 + T_7 T_8 + T_3 T_7 + T_3 T_8 + T_4 T_7 + T_4 T_8 \right)$$
 (2-23)

$N_3 = N_0 [T_3 T_4 (T_7 + T_8)]$)+T ₇ T ₈ (T ₃ +T ₄)]	(2-24)
$N_4 = N_0 T_3 T_4 T_7 T_8$	•	(2-25)
$D_0 = C_0 F_0$		(2-26)
$D_1 = C_0 F_1 + C_1 F_0$		(2-27)
D ₂ =C ₀ F ₂ +C ₁ F ₁ +C ₂ F	0	(2-28)
$D_3 = C_0 F_3 + C_1 F_2 + C_2 F$	1+C3F0	(2-29)
$D_4 = C_0 F_4 + C_1 F_3 + C_2 F$	2+C3F1+C4F0	·
$D_5 = C_0 F_5 + C_1 F_4 + C_2 F$	3+C3F2+C4F1	
D ₆ =C ₁ F ₅ +C ₂ F ₄ +C ₃ F	3+C4F2	(2-32)
D ₇ =C ₂ F ₅ +C ₃ F ₄ +C ₄ F	3	(2-33)
$D_8 = C_3 F_5 + C_4 F_4$		(2-34)
$D_9 = C_4 F_5$		(2-35)
$C_0 = P_3 P_4$,	(2-36)
C ₁ =P ₃ P ₄ T ₄ +P ₃ P ₄ T _L	+1	(2-37)
C ₂ =P ₃ P ₄ T ₄ T _L +T _C +T	L1 ^{+T} ,	(2-38)
$C_3 = T_C T_{L1} + T_7$		(2-39)
$C_{4} = T_{C}T_{L1}T_{7}$		(2-40)
$P_1 = K_3 h_2 / T_3 Rb$	•	(2-41)
$P_2 = 10/Ipscc$		(2-42)
$P_3 = Kc/T_4 \cdot (R_L + R_{18}$)	(2-43)
$P_4 = K_7 R_L \beta$	•	(2-44)
$F_0 = b_0$		(2-45)
$F_1 = a_1 b_0 + b_1$		(2-46)
$F_2 = a_2b_0 + a_1b_1 + b_2$		(2-47)
$F_3 = a_2b_1 + a_1b_2 + b_3$		(2-48)
$F_4 = a_2b_2 + a_1b_3$		(2-49)
$F_5 = a_2b_3$		(2-50)

(2-56)

$$a_1 = T_1 + T_5$$
 (2-51)
 $a_2 = T_1 T_5$ (2-52)
 $b_0 = P_1 P_2$ (2-53)
 $b_1 = 1 + P_1 P_2 T_3$ (2-54)
 $b_2 = T_2 + T_8$ (2-55)

From Figure 2-11 we can write the differential equation for the linear part of the simulator as below:

 $D_9i_p^{(9)}+D_8i_p^{(8)}+\cdots+D_0i_p=N_4v_p^{(4)}+\cdots D_0v_p$ (2-57) If a certain load is given, say R_0 and L_0 , this load will correspond to one operating point on the characteristic I/V curve of the pilot panel. Let us denote this operating point

 $\widetilde{\mathbf{I}}_{\mathbf{p}} = \mathbf{i}_{\mathbf{p}} - \mathbf{I}_{\mathbf{0}} \tag{2-58}$

$$\widetilde{\mathbf{v}}_{\mathbf{p}} = \mathbf{v}_{\mathbf{p}} - \mathbf{v}_{\mathbf{0}} \tag{2-59}$$

Substitution of eqs.(2-58,2-59) into eq.(2-57) leads to:

as Io and Vo and define new variables:

$$D_9 \widetilde{I}_p^{(9)} + D_8 \widetilde{I}_p^{(8)} + \cdots + D_0 \widetilde{I}_p^{+} D_0 I_0 = N_4 \widetilde{v}_p^{(4)} + \cdots + N_0 v_p^{+} N_0 v_0$$
(2-60)

Since (I_o,V_o) is an operating point on the curve, we have:

$$D_o I_o = N_o V_o$$
 (2-61)

Thus, eq.(2-60) becomes:

 $b_3 = T_2 T$

$$D_9 \widetilde{1}_p^{(9)} + \cdots + D_0 \widetilde{1}_p = N_4 \widetilde{v}_p^{(4)} + \cdots + N_0 \widetilde{v}_p$$
 (2-62)

It should be noted that all the coefficients D_0-D_9 , N_0-N_4 are functions of load resistance and inductance. For a given load $(R_0\,,L_0\,)$, the system model can be represented as

in Figure 2-14.




Figure 2-14. Modified Model of the Whole System

Note that in Figure 2-14, the origin of the non-linear element has been moved to (I_0,V_0) and the i_p feedback is negative. The voltage and current variables \widetilde{v}_p and \widetilde{l}_p represent deviations from the equilibrium values V_0 and I_0 .

Let the linear open loop frequency response be:

$$G(j\omega) = \frac{A+jB}{C+jD}$$
 (2-63)

where,

$$A = N_4 \omega^4 - N_2 \omega^2 + N_0$$
 (2-64)

$$B=N_1\omega-N_3\omega^3$$
 (2-65)

$$C = D_8 \omega^8 - D_6 \omega^6 + D_4 \omega^4 - D_2 \omega^2 + D_0$$
 (2-66)

$$D = D_{9}\omega^{9} - D_{7}\omega^{7} + D_{5}\omega^{5} - D_{3}\omega^{3} + D_{1}\omega$$
 (2-67)

$$Re[G(j\omega)] = \frac{AC+BD}{C^2+D^2}$$
(2-68)

$$Im[G(j\omega)] = \frac{BC-AD}{C^2+D^2}$$
 (2-69)

Assuming the illumination and temperature level do not change suddenly, which is the case in practice, stability of the system represented by the modified model of Figure 2-14 can be considered using the method of Popov for a single non-linear element. According to Popov's criterion, the system is Asymptotical Stable In the Large if there exists a scalar q such that

$$1/k+Re[(1+j\omega q)G(j\omega)]>0$$
 (2-70)

for all ω .

In our case,

$$k = \frac{V_0 - 0}{I_0 - Ipsc}, \qquad (2-71)$$

which is the slope of the constraint line, as shown in Figure 2-15. For the system to be ASIL with a particular load, the PV array characteristic must be confined to the

sector bounded by the constraint line.




Figure 2-15. The Equivalent Non-linear Element

The worst situation is when the simulator is short circuited, that is, $I_0=Ipsc$, $V_0=0$. In this situation, the constraint line has the highest slope k.

Based on Eqs.(2-20 to 2-71), a computer program was written to assess the stability of the system different load conditions. An summary of the program is given in appendix A. The complete program is given in The program calculates the eigenvalues of the Appendix B. linear transfer function, and data for Nyquist plots as well as for the modified Nyquist plots used to test the stability criterion graphically. Different values of R $_{\text{T}}$ and L were the computer. By examining the open loop tested on eigenvalues and the modified Nyquist plot, we can establish stability for a certain load condition by Popov's criterion. After a series of tests on R and R-L load (the values of R and L are varied), it was found that:

(a). typical Nyquist plots resemble the one shown in Figure 2-16. Since the Nyquist plots were found to be convex, the modified plots are not needed.




Figure 2-16. Typical Nyquist Plot of the Simulator

The critical point Pc moves further away from the origin as R decreases. According to Popov's criterion, the stable value of k decreases accordingly. When the critical point gets too far away from the origin the system becomes unstable. In practice, however, by adjusting the system parameters properly, the critical point can be moved arbitrarily close to the origin. Thus the system is stable for all R-L load conditions.

(b). For a fixed resistance and varying inductance, there is a value of inductance that gives the smallest stable sector. This can be seen from Figure 2-17. The critical value of k






Figure 2-17. Stable Value of k with Respect to $R_{T,L}$

The highest slope of the constraint line must not exceed the lowest value of k in Figure 2-17, which is about 50.

The filter time constants T_1, T_5 and T_7 play important role in stability of the whole system. T₅ T_7 should be at least a few times smaller than T₁ in order to keep the system stable over the full voltage or current Furthermore, in order to obtain quick dynamic response, T_1 , T_5 and T_7 should be reasonably small (T_1 is 55 the type I simulator). Unfortunately, their lower noise bounds are limited by the system or chopper frequency, whichever is lower. The chopper output is modelled by an ideal voltage source with a value equal to the average Since it is in fact composed of a train of output value.

pulses, the model is valid only when the output filter has a corner frequency substantially lower than the chopper or noise frequency so that the output voltage ripple is small. This means that T_5 and T_7 must be substantially larger than the chopper period, T_C , which is 40 μs .

A step change of load from no-load to maximum power point and back to no-load was applied to the system. The response of the type I simulator (R-L load) is shown in Figure 2-18.




Figure 2-18. Type I Simulator Response to Step Change

The fall and rise time is 50 ms and 38 ms respectively. The speed of response is fast enough to meet the requirement of 150 ms.

2.4 APPLICATION TO A PUMPING SYSTEM

The type I simulator has been connected to an experimental solar pumping system. An important requirement of this pumping system is to keep the system operating at the maximum power point of the photovoltaic array so that maximum power is extracted from the given array with changing illumination level and temperature. A schematic diagram of the pumping system is shown in Figure 2-19.




Figure 2-19. Schematic Diagram of the Pumping System

The dc motor drives a pump which can be considered as a constant torque load. As illumination level and temperature vary during the day, so does the array I/V characteristic curve. That is, the motor has a constant torque load and a varying power source. The purpose of the regulator in the pumping system is to match the motor to the PV array such

that the array operates at its peak power point regardless of the deviation of the illumination level and temperature, and the motor operates at constant current and varying voltage or speed depending on the environmental condition.

To accomodate this kind of load, the voltage loop described in Section 2.2 has to be modified. As far as the simulator is concerned, the pumping system can be considered as the equivalent circuit shown in Figure 2-20.




Figure 2-20. Equivalent Circuit of the Pumping System

In figure 2-20, Em is a variable voltage source representing the emf of the dc motor. During the operation, Em is controlled by the regulator in the pumping system.

The transfer function block diagram of the modified voltage loop is shown in Figure 2-21, where,

 $T \simeq C \cdot R_1$

 $T_4 = C_8 \cdot R_{14}$

 $T_5 \simeq R_{21} \cdot C_6$




Figure 2-21. Model of the Modified Voltage Loop

 $K=R/(R+R_0)$

 $Ke=R_o/(R+R_o)$

 $K_5 = 10/Vpoc$

 $K_7 = 10/Vsoc$

Other parameters remain the same as those in Section 2.2. The transfer function of the modified voltage loop can be written as below:

$$\frac{V_{s}(s)}{V_{p}(s)} = \frac{B_{o} + B_{1}s}{s^{3} + A_{2}s^{2} + A_{1}s + A_{o}}$$
(2-72)

$$\frac{V_{s}(s)}{Em(s)} = \frac{Q_{1}s}{s^{2} + M_{1}s + M_{0}}$$
 (2-73)

Where,

 $B_0 = K \cdot Kc \cdot K_5 / (T_4 T_5 T)$

 $B_1 = B_0 T_4$

 $A_2 = (T_4T_5 + T_4T + T_4T_5KK_7KC) / (T \cdot T_4T_5)$

 $A_1 = (T_4 + T_4 K \cdot K_7 Kc + T_5 K \cdot K_7 Kc) / T \cdot T_4 T_5$

 $A_0 = K \cdot K_7 Kc / T \cdot T_4 T_5$

 $Q_1 = Ke/T$

 $M_1 = (1 + K \cdot Kc \cdot K_7)/T$

 $M_0 = (K \cdot K_C \cdot K_7) / T \cdot T_4$

The step and ramp response of the voltage loop have been simulated on the computer (using FORSIM) with the parameters listed below:

T=0.02 sec.

 $T_u = 5.6 \times 10^{-3}$ sec.

 $T_5 = 10^{-3} \text{ sec.}$

K = 0.054

Ke = 0.946

 $K_5 = 0.5$

 $K_7 = 0.5$

Kc = 11.5

The unit step response is shown in Figure 2-22, from which it can be seen that the steady state error is zero. A ramp (Vp=t) response of the voltage loop is given in Figure 2-23. There is a steady state error which can be determined from the transfer function block diagram of Figure 2-21:




Figure 2-22. Step Response of the Voltage Loop

$$\frac{E(s)}{Vp(s)} = \frac{s(Ts+1)}{s(Ts+1)+K_{T}(T_{4}s+1)}$$
(2-74)

where,

$$K_{T} = \frac{KK_{7}Kc}{T_{4}}$$
 (2-75)




Figure 2-23. Ramp response of the Voltage Loop

For a ramp input of $v_p(t)=K_at$, $Vp(s)=K_a/s^2$

The steady state error:

$$e(\infty) = \lim_{s \to 0} s \cdot \frac{s(Ts+1)}{s(Ts+1) + K_{T}(T_{4}s+1)} \cdot \frac{Ka}{s^{2}} = \frac{Ka}{K_{T}}$$
 (2-76)

From eqs. (2-75)&(2-76) it can be seen that the steady state error with ramp input is proportional to T_4 . Thus, T_4 should be reasonably small. In the final circuit, T_4 is .0056 second. When $K_a=1$ volt/sec.

$$e(\infty) = 1/55.4$$
 (V)

This error is small enough to meet our requirements.

The equivalent load line of the pumping system is shown in Figure 2-24.




Figure 2-24. Equivalent Load Line of the Pumping System

From eq.(2-73) it can be seen that the step response of the simulator output voltage \mathbf{v}_{s} with respect to the emf of the motor \mathbf{e}_{m} will settle down to zero. That is, when there is a step change in \mathbf{e}_{m} , the output of the simulator will settle down to the value determined by the reference input \mathbf{v}_{p} . The current loop remains the same as in section 2.2.

The simulator with the pumping system as the load was tested first with a simulated load set up as illustrated in

Figure 2-25.




Figure 2-25. Simulated Load for Preliminary Test

During the test with the simulated load, the voltage source is adjusted so that the load voltage varies from zero to Vsoc. The voltage and the current of the simulator are monitored by an oscilloscope and recorded by an x-y plotter. It has been observed that the simulator output voltage and current follow the sample closely while the voltage source is being adjusted. Since the pilot panel is not changed, the I/V curves recorded by the plotter are the same as those in Figure 2-12.

3. TYPE II SIMULATOR

As mentioned in the INTRODUCTION, it is desirable in some experiments of PV array powered system to have repeatable array curves. The type II simulator provides fixed PV array curves under different illumination levels and temperatures. The basic requirements of the type II simulator are listed below:

- 1. The steady state error must be smaller than 5%. Since the operating points of most loads move along the array curve during operation, for instance, when tracking the maximum power point in the pumping system, the PV array simulator should have output I/V characteristics as close to those of the real array as possible.
- 2. The transient state due to a step change of load from open circuit to maximum power point must not exceed 150 ms. Like any other dynamic system, the simulator has a transient state when a load disturbance or any other system disturbance occurs. For example, in a solar pumping system, there is a regulator that keeps adjusting the voltage and current of the PV array. If the PV simulator has slow dynamic response, the experiment with this PV array simulator may lead to incorrect results.
- 3. The short circuit and open circuit voltage must be adjustable so that the simulator can represent arrays of different Isc and Voc ratings.

The next section describes how these requirements can be met.

3.1 DESIGN CONSIDERATIONS

3.1.1 SAMPLE CURVE GENERATION

Among the previously-reported PV array simulators, reference [6] achieves quite precise sample curves. However, the formula calculation method used in reference [6] causes a long execution time and sampling period. As a result, the dynamic response is not very fast. A new method, which combines formula calculation and data storage, is used in the type II simulator. It is a compromise between execution time and memory size.

Suppose the I/V characteristics of the PV array to given (usually PV array characteristics are simulated are available from manufacturers). The I/V characteristics can stored in the memory of a microprocessor-based system. Once a certain illumination level and temperature are given, every value of output current there is then for corresponding value of voltage, which is obtained from the look-up table stored in the memory. As the number of I/V curves increases, the memory size increases linearly. To save memory space, a formula calculation method is used for the low current half of the I/V curve. This is based on the fact that when the array current is lower than half the short circuit current, the I/V curve is basically a straight

line as shown in Figure 3-1.




Figure 3-1. One of the I/V curves to Be Simulated

Therefore, a simple straight line formula can represent the lower half of the array I/V curve with sufficient accuracy. In this way, half of the memory size can be saved in comparison to the full memory storage method. Also, relatively short execution time (compared with the full formula calculation method) is achieved, which leads to a higher sampling rate and faster dynamic response.

In Figure 3-1, the I/V curve is based on an ASI 16-2300 panel made by ARCO SOLAR INC.. The I/V curve given by the specification is measured and then plotted using the

computing facility available. The I/V curve in Figure 3-1 is used as a prototype to assess the steady state error. The current and voltage are not represented in actual values, but in scaled variables that can be represented by one byte in the microprocessor.

3.1.2 CONTROL SCHEME OF THE SIMULATOR

λs the sample curve generation is implemented in a microprocessor system, it is natural to use a digital scheme. Special care has been taken to design the voltage loop in order to achieve good dynamic response of the whole system. The idea is to have a fast response voltage loop, fast enough to follow the varying voltage input caused by the relatively slower change of load current. In other words, the speed of response of the voltage loop determines the allowed maximum changing rate of load current. In each cycle, load current is sampled and a corresponding reference voltage is generated by the control program. A current loop is not needed in the type simulator. Proportional and integrational (PI) control and proportional control (P) schemes have been designed and implemented. By selecting the parameters Q0 and Q1, the PI controller has the same form as a deadbeat controller. However, due to some practical problems that will be explained in section 3.2.2, a deadbeat control is not desirable. According to transfer function analysis, a PI controller gives zero steady state error and good dynamic

response, provided the assumption of linearity is true. is Unfortunately, the assumption not true in this application. One problem encountered in the design of the voltage loop is whether the controller output will exceed the limited range of the system. If it does, the expected result based on transfer function analysis will be wrong. To find out whether the controller saturates, a computer simulation program can be used. Alternatively, the saturation problem can be ignored in the early stage of design. For instance, an oscilloscope can be used to monitor the control output. Any saturation can be easily detected with the oscilloscope.

The sampling frequency is chosen as the highest possible value, which is about 2.5 kHz. This corresponds the execution time of one cycle of the control program.

3.1.3 POWER CONVERTER

As in the type I simulator, a one quadrant transistor chopper is used as the power converter. A current limiter is inserted in the chopper output for the same reason mentioned in section 2.1.3. There are two ways to obtain a pulse width modulated signal for the chopper. One is to use the microprocessor software, the other is to use extra hardware. The first method was used in the preliminary design and the second was adopted in the final design of the simulator. The advantages of the second method are that the execution time of the control program and thus the sampling period can be

shortened. Besides, by using a PWM IC chip (NE5561N), the PWM generating circuit is very simple and the operating frequency can be easily adjusted.

3.2 DESIGN AND TEST OF THE TYPE II SIMULATOR

This section describes the design and test of the type II simulator in full detail. The I/V curves to be simulated are from the specification of an ASI 16-2300 panel made by ARCO SOLAR INC.. One of the I/V curves given by the manufacturer is reproduced and plotted in Figure 3-1. The whole control unit, including sample curve generation and control , is implemented on a 6809 microprocessor development system. A simplified diagram showing architecture of the microprocessor development system is given in figure 3-2. Only the MPU, VIAO, VIA1 and some are used directly by the simulator. That is, once the design is complete and ready to put in production, other elements Figure 3-2 (which are necessary during design and test) can be dispensed with. Other elements required include A/D, D/A converters,a PWM generator and a chopper with its drive circuit.

3.2.1 HARDWARE OF THE TYPE II SIMULATOR

The hardware configuration of the type II simulator is given in Figure 3-3. VIA1 is a versatile interface adaptor which contains two programable INPUT/OUTPUT ports. Each port can be either an input port or an output port, depending on

the contents of the data direction register DDRA or DDRB. When a '1' is put in bit0 of DDRA, bit0 of port A will an output bit; when a '0' is put in bit0 of DDRA, bit0 of port A will become an input bit. Other bits work the same way. Making use of this flexible property, one can use one port to take in the feedback signal (input) as well to send out the control signal (output) — acting like two ports. In the type II simulator, port A of VIA1 is used to input the current feedback signal and to output the control signal Vc, as shown in Figure 3-3. Port A of VIAO (PAO) select curves corresponding to different used illumination levels and temperatures, to input the signal and to provide enable signals for the A/D and D/A converters. The output voltage signal is picked up by a voltage sensor and is then sent to an A/D converter which is connected to port B of VIA1, as shown in Figure 3-3. Figure 3-4 shows the signal assignment to the INPUT/OUTPUT ports. Bit0 --- bit3 of PA0 are used to select different curves. Thus, a maximum number of 16 curves can be selected. The A/D converter used is an ANALOG DEVICES AD750, with 8-bit data output and 0 --- 10 volts analogue input. When the analogue input is negative, the digital output is when analogue input is higher than 10 volts, the digital output will be locked at 255. Therefore, if the voltage or current feedback signal is beyond the normal range, the data obtained from the




Figure 3-2. Architecture of 6809 Micropocesseor Development System





Figure 3-3. Hardware Configuration of the Type II Simulator






Figure 3-4. Signal Assignment to I/O ports

A/D converter is not the correct value. A 25 to 40 μs wait time is required after an enable signal is applied to the

A/D converter. The D/A converter is an AD558 IC chip. It has 8-bit data input and two levels of data output. One is 0 to 2.56V, the other is 0 to 10 volts. The latter is used in simulator because the PWM chip requires an analogue signal of 2 to 5 volts. As mentioned in section 3.1.3, the pulse width modulated signal can be generated directly from attempted the microprocessor, using software. This was the preliminary design stage. The frequency of the PWM signal was about 4 kHz. The test of the scheme shows a good steady state accuracy for most of the voltage range. However, the dynamic response was slow. The hardware implementation of the PWM generator is shown in the circuit diagram of Figure 3-5. A 2 to 5 volt signal in the input of the IC chip NE5561N will produce a PWM signal with 5% to 98% duty ratio. When testing the PWM generator, one can remove the resistor R₃ first and adjust R₆ so that when Vc is 10 volts, V_{Dwm} is 3 volts. Then R_3 is connected and adjusted until V_{pwm} reaches 5 volts (Vc remains 10 volts). It has been observed that the relationship between chopper voltage and the control input is not strictly linear.

3.2.2 TRANSFER FUNCTION ANALYSIS FOR THE PUMPING SYSTEM LOAD

For the pumping system load, the transfer function block diagram of the whole system is shown in Figure 3-6. where,

 $T \simeq 400 \mu s$ (sampling period)




Figure 3-5. Circuit Diagram of the PWM Generator

 $T_1 = RaR_0Ca / (Ra+R_0)$

 $K_1=Ra/(R_0+Ra)$

 $K_2=R_0/(Ra+R_0)$

Kc=DC SOURCE VOLTAGE / 255

 $K_{fv} = 255/Vsoc$

 $K_{fi} = 255/I ssc$

Ta=RaCa

Ti=RiCi/4

Inside the dashed frame of Figure 3-6 is the digital part and outside is the analogue part. The circuit diagram of the analogue part is shown in Figure 3-7. Since there is a large capacitor in the pumping system load (it is quite common in practice that a large capacitor is connected in parallel with the PV array), the voltage waveform will be flat and a voltage filter is not necessary. A current filter is used in order to obtain a smooth current feedback signal. The open circuit voltage and short circuit current of the simulator can be adjusted by varying potentiometers R_2 and R_5 respectively. The Laplace transfer function of $V_{\rm f}$ with respect to $V_{\rm C}$ is given by:

$$V_{f}(s)/V_{c}(s) = K_{c}k_{1}K_{f_{V}}/(T_{1}s+1)$$
 (3-1)

The transfer function of V_f with respect to Em is given by:

$$V_{f}(s)/Em(s) = K_{2}K_{fv}/(T_{1}s+1)$$
 (3-2)

Converting eqs(3-1,3-2) into z transfer functions [13] and using step response equivalence yields:




Figure 3-6. Transfer Function Block Diagram for Pumping System Load




Figure 3-7. Circuit Diagram of Analogue Part

$$a_1 = -e^{-T/T1}/Ka(1-e^{-T/T1})$$

 $b_0 = 1/Kb(1-e^{-T/T1})$
 $b_1 = -e^{-T/T1}/Kb(1-e^{-T/T1})$

Ka=KcK,Kfv

Kb=K2Kfv

From Figure 3-6 we can see that the plant is of first order, with a reference input Vp and a disturbance Em. A PI

controller is designed for the voltage loop. The z transfer function of the controller is shown below:

$$Vc(z)/E(z) = (Q0+Q1z^{-1})/(1-z^{-1})$$
 (3-5)

With PI control, The z transfer function of $\mathbf{V}_{\mathbf{f}}$ with respect to Vp becomes:

$$V_f(z)/Vp(z)$$

$$= (Q0z^{-1} + Q1z^{-2}) / [a_0 + (a_1 + Q0 - a_0)z^{-1} + (Q1 - a_1)z^{-2}]$$
 (3-6)

The z transfer function of V_f with respect to Em is given by: $V_f(z)/Em(z)$

$$= z^{-1}(1-z^{-1}) / [b_0 + (b_1-b_0+Q0)z^{-1} + (Q1-B_1)z^{-2}]$$
 (3-7)

From eq(3-6) it can be seen that, if $Q0=a_0$ and $Q1=a_1$, the step response of V_p will have a deadbeat behaviour. However, as the deadbeat control depends on the cancellation of poles and zeros, it is sensitive to the deviation of the system parameters. Since the circuit elements are not ideal, and especially that the chopper is not quite linear, a deadbeat control scheme is not used. Instead, Q0 and Q1 are selected so that the system poles are at $z=0.2\pm j0.3$. Q0 an Q1 can be calculated from the following formulae:

$$Q0 = -0.4 \cdot a_0 + a_0 - a_1$$

$$Q1=0.13 \cdot a_0 + a_1$$

During operation, the reference input Vp is varying due to the change of load or the change of sample curve. Thus, fast dynamic response of the voltage loop is essential to the overall performance of the simulator.

The simulator I/V curves are recorded by an x-y plotter and plotted together with the sample curve, as shown in

Figure 3-8. The scales in Figure 3-8 (also in Figure 3-9) represent the current and voltage values stored in the microprocessor. These values correspond to the actual current and voltage values of the simulator. As an alternative, a proportional controller was also designed and implemented. The advantage of the P control is that the execution time of one cycle of the control program is substantially shorter than that using PI control. The simulator output with P control is plotted together with the sample curve as shown in Figure 3-9. All the values of current and voltage are corresponding values represented by the microprocessor.

3.2.3 SOFTWARE OF THE SYSTEM

The control program is written in assembly language.

The basic tasks of the control program are listed below:

- Select one I/V curve.
- 2. Sample simulator output voltage and current.
- Generate reference voltage according to selected I/V curve.
- 4. Control algorithm.
- 5. Output the control signal.

The flowcharts of the control program are given in Figure 3-10a and 3-10b. One can see from Figure 3-10a that port A of VIA1 is defined twice, first as an input port to read the current signal and then as an output port to send out the

control signal to the D/A converter.




Figure 3-8. Type II Simulator I/V Curves (PI control) (scaled in terms of microprocessor bit size)




Figure 3-9. Type II Simulator Output Using P Control (scaled in terms of microprocessor bit size)

The enable signal for the A/D converter is issued 13 instructions earlier than when the microprocessor actually

samples the current and voltage signals from A/D converters. Thus a 40 µs wait time is ensured. From Figure 3-3 one can see that a D/A and an A/D converter are connected together to port A of VIA1. Care must be taken to make sure that the A/D converter and the D/A converter are not enabled at the same time. All additions and subtractions in the control algorithm are carried out with two-byte representation. The dynamic range of the control algorithm is large enough to avoid overflow. However, the control output is represented by only one byte. Therefore, in both control algorithms, Vc is set to zero when the calculated value is negative. When the calculated value is larger than 255, Vc is set to 255. This saturation nature of the controller must be taken into account when analyzing the performance of the simulator.

The full voltage and current ranges are quantized into 256 steps, with one step representing 0.39% of Vsoc and Issc. This is sufficient for most applications.

A step change of load from open circuit to maximum power point and back to open circuit has been applied to the type II simulator, the system response (simulated pumping system load) is given in Figure 3-11.




Figure 3-10a. Flowchart of Control Program




Figure 3-10b. Flowchart of Subroutines

The speed of response meets our requirement (approximately 120 ms fall time and 80 ms rise time respectively).




Figure 3-11. Step Response of Type II Simulator

4. DISCUSSION

Among the previously-reported PV array simulators, those in references [8,18] can be categorized as type I simulators because the output characteristics are affected by the natural environment. The simulators reported in references [6,7,9] can be categorized as type II simulators since their output characteristics are not affected by the natural environment. The influence of light intensity and temperature is reproduced by manual adjustment.

Actual solar panels are not uniform (even if they are same type). Due to the dispersion of parameters, mismatch loss exists when many panels connected to form a large array. The amplitude the loss increases with the degree of dispersion. For instance, when two panels with slightly different open circuit voltages are connected in parallel, some current will flow from the panel with higher open circuit voltage to the one with lower open circuit voltage so that the total output power is smaller than the sum of the two separate panel output powers. An example given in reference [20] shows that for the parallel array being studied, the total array output power is 2.25% lower than the sum of the separate cell powers.

Because of the mismatch problem, the I/V curves of the array do no have the same shape as the pilot panel. This is a limitation in assessing the steady state error of the type I simulator introduced in this thesis (this limitation

exists in references [8,18] too).

[7,9], the simulator Ιn references output characteristics are not compared with the real array I/V curves so that the actual steady state error is difficult to assess. The type II simulator described in this thesis uses the object curve (the actual I/V curve to be simulated) as the criterion to assess the steady state error. This provides accurate information about the steady state error object curves can be the of simulator. The characteristics of a complete array. The type II simulator described here can thus easily simulate a complete array, which is not possible with the type I simuators.

When an array is partially shaded, the output characteristic will change accordingly. As the shading is arbitrary, the simulation of this effect will be complex and is not considered in this thesis.

5. CONCLUSION

Two different types of PV array simulator have been designed and tested. The type I simulator is suitable where a field test of a particular panel type is required. design of a type I simulator involves stability analysis and partial simulation of dynamic behaviour, which provide guidance in choosing system parameters to assure stability and good dynamic behaviour. The type II simulator is suitable for experiments demanding fixed irradiation and temperature levels for a period of time. A new simulation method, combining formula calculation and data storage is used in the simulator, which leads to a relatively short sampling period and small memory size. The experimental results of these two simulators meet the requirements listed at the beginning of Chapter 2 and Chapter 3.

The simulators designed in this thesis provide convenient replacements for PV arrays used in experiments studying PV array-powered systems. They were originally designed for the use in an experimental solar pumping system which is under study at the Department of Electrical Engineering at U.B.C.. Further work to develop commercial versions of such simulators is worthwhile.

REFERENCES

- Michael R. Starr & W. Palz, <u>Photovoltaic Power for Europe</u>, D. Reidel Publishing Company, Dordrecht, Holland, 1983.
- W. Palz, <u>Photovoltaic Power Generation</u>, D. Reidel
 Publishing Company, Dordrecht, Holland, 1983.
- 3. Chenming Hu & Richard M. White, Solar Cells --- from basic to advanced systems, McGraw-Hill Book Company, New York, 1983.
- 4. Matthew Buresch, <u>Photovoltaic Energy Systems</u>,
 McGraw-Hill Book Company, New York, 1983.
- 5. Joseph A. Merrigan, Sunlight to Electricity, the MIT Press, Cambridge, Mass., 1982.
- 6. M.A. Slonim & E.K. Stanek, "Solar Cell Array Using Microprocessor-Based Controller", IEEE 1982 IECON Proceedings pp. 24-29.
- 7. D.R. Smith, George A. O'Sullivan & Frances K. O'Sullivan, "The Design and performance of an 11 kw Solar Array Simulator", IEEE PESC '80 RECORD, pp.220-225.
- 8. D. Baert, "Solar Cell Panel Simulator", Electron. Letters
 1979, 15(2) pp. 53-54.
- 9. G.J. Vachsevanos & E.J. Grimbas, "A Photovoltaic Array Simulator", International Journal of Solar Energy, 1983, vol.1. pp. 285-292.
- 10. David L. Pulfrey, <u>Photovoltaic Power Generation</u>, Van Nostrand Reinhold Company, New York, N.Y., 1978.

- 11. Adam Osborne & Gerry Kane, 4 and 8 Bit Microprocessor
 Hand Book, Osborne/McGraw-Hill, Berkeley, Calif., 1980.
- Programming, Osborne/McGraw-Hill, Berkeley, Calif., 1981.
- 13. G.F. Franklin & J.D. Powell, <u>Digital Control of Dynamic</u>

 Systems, Addison-Wesley Publishing Company, 1980.
- 14. S.M. Shinners, Modern Control System Theory and Application , Addison-Wesley Publishing Company, Reading, Mass., 1978.
- 15. Kenneth L. Short, <u>Microprocessors and Programmed Logic</u>,
 Prentice-Hall, Inc., Englewood Cliffs, NJ, 1981.
- 16. J.L. Willems, <u>Stability Theory of Dynamical Systems</u>,
 John Wiley & Sons. Inc., New York, 1970.
- 17. B.C. Kuo, <u>Automatic Control Systems (4th edition)</u>,
 Prentice-Hall Inc., Englewood, Calif., 1982.
- 18. J. Appelbaum, "Solar Cell Simulator", IEEE 1979 Power Engineering Society Summer Meeting (New York, USA:IEEE 1979) p. A79 464-9/1-3.
- 19. F. Harashima, "Design Method for Digital Speed Control System of Motor Drives", IEEE PESC '82 Record, pp. 289-298.
- 20. J. Appelbaum, J. Bany & A. Braunstein, "Array Power Output of Non-identical Electrical cells", 12th IECEC, pp.1686-92.

APPENDIX A: ALGORITHM FOR STABILITY STUDY

Algorithm for stability study program:

- 1. Set flags: U=FALSE, V=FALSE, WW=POSITIVE
- 2. Input data (including load data R, and L).
- 3. Print out load data.
- 4. Calculate coeffecients of denominator $D_0 --- D_9$. Formulae are given in Chapter 2 of this thesis.
- 5. Calculate coeffecients of numerator $N_0 --- N_4$. Formulae are given in Chapter 2.
- 6. Calculate the eigenvalues of the open loop transfer function.
- 7. Print out eigenvalues.
- 8. $\omega=0$
- 9. If $\omega > 1500$, go to 22.

10. Re[G(j
$$\omega$$
)] = $\frac{AC+BD}{C^2+D^2}$

$$Im[G(j\omega)] = \frac{BC-AD}{C^2+D^2}$$

- 11. Print out $Re[G(j\omega)]$, $Im[G(j\omega)]$ and $\omega Im[G(j\omega)]$.
- 12. If ww=0, go to 16
- 13. If $Re[G(j\omega)] \leq 0$, set V=TRUE.
- 14. If $Im[G(j\omega)] \ge 0$, set U=TRUE.
- 15. If V.AND. U=TRUE, go to 19.
- 16. If $\omega > 10$, go to 18.
- 17. $\omega = \omega + 0.1$, go to 9.

18. $\omega=\omega+5$, go to 9.

Comment: print out the critical slope in per-unit value:

- 19. $K=1/Re[G(j\omega)]$.
- 20. K= 0.43·K/20.8., print K.
- 21. ww=0, goto 16.
- 22. stop.

APPENDIX B: PROGRAM LISTING FOR STABILITY STUDY

```
Listing of THESIS at 22:10:49 on MAY 30, 1985 for CCid=LIU. Page
            C
                   A PROGRAM TO STUDY THE STABILITY OF TYPE I PV ARRAY SIMULATOR:
      2
      3
            C
      3.5
            С
                   LOAD DATA AND CORESPONDING EIGENVALUES ARE OUTPUT TO LOGIC
                   UNIT 6. NYQUIST PLOT DATA IS OUTPUT TO LOGIC UNIT 7.
      3.7
            С
      3.8
            С
                   SYSTEM PARAMETERS (INCLUDING LOAD PARAMETERS) ARE INPUT FROM
                   LOGIC UNIT 5.
      3.9
            C
      3.95
                   REAL N.K1A,K3,K5,K7,K8,KC,L
      4
      5
                   LOGICAL V,U
      6
                   V=(1.LT.0)
      7
                   U=(1.LT.0)
      8
                   WW= 10.
      9
                   DIMENSION D(10),N(5)
                   CALL FREAD(5, '17R*4:'
     10
     11
                  &T1, T2, T3, T4, T5, T7, T8, TC, L, K1A, K3, K5, K7, KC, H21,
    12
                  &RL.RO)
    13
                   WRITE(6,8)T1,T2,T3,T4,T5,T7,T8,TC,L,K1A,K3
     14
                   WRITE(6,11)K5,K7,KC
     15
                   WRITE(6,7)H21,RL,RO
                   FORMAT(/,2X,'H21=',F8.3,2X,'RL=',F15.4,2X,'RO=',F8.3)
    16
                  FORMAT(//,'K5=',F8.4,5X,'K7=',F8.4,5X,'KC=',F8.4)
FORMAT(/,'T1=',F8.4,7X,'T2=',F10.6,5X,'T3=',F8.4,7X,'T4=',F8.4,8//,'T5=',F10.6,2X,'T7=',F10.5,3X,'T8=',F13.9,2X,'TC=',F9.6,//,
    17
             11
    18
    19
    20
                  &'L=',F10.6,5X,'K1*A=',F6.3,8X,'K3=',F8.4)
    21
                   TL=L/RL
    22
                   TL1=L/(RO+RL)
                   WRITE(6,90)TL,TL1
    23
    24
            90
                   FORMAT(//,2X,'TL=',F15.8,5X,'TL1=',F15.8)
    25
                   P1=K3*H21/(T3*6000.)
    26
                   P2=10./.43
    27
                   P3=KC/((RO+RL)*T4)
                   P4=K7*RL/10.
    28
    29
                   WRITE (6,9)P1,P2,P3,P4
                   FORMAT(//,7X,'P1',15X,'P2',15X,'P3',15X,'P4',//,4F15.10)
    30
    31
            С
                   CALCULATE DENOMINATOR POLYNOMIAL:
    32
                   A1=T1+T5
    33
                   A2=T1*T5
                   BO=P1*P2
    34
    35
                   B1=1.+P1*P2*T3
    36
                   B2=T2+T8
    37
                   B3=T2*T8
                   CO=P3*P4
    38
                   C1=1+P3*P4*(T4+TL)
    39
    40
                   C2=(T7+TL1+TC+P3*P4*T4*TL)
    41
                   C3=TC*TL1+TC*T7+TL1*T7
                   C4=TC*TL1*T7
    42
    43
            С
                   FO=BO
    44
    45
                   F1=A1*B0+B1
    46
                   F2=A2+B0+A1+B1+B2
    47
                   F3=A2+B1+A1+B2+B3
    48
                   F4=A2*B2+A1*B3
    49
                   F5=A2*B3
    50
            С.
    51
                   D(1)=F0*C0
                   D(2)=FO*C1+F1*CO
    52
                   D(3)=FO*C2+F1*C1+F2*C0
    53
```

```
Listing of THESIS at 16:29:32 on JUN 6, 1985 for CCid=LIU. Page
                                                                        2
    54
                 D(4)=F0*C3+F1*C2+F2*C1+F3*C0
    55
                 D(5)=F0*C4+F1*C3+F2*C2+F3*C1+F4*C0
                 D(6)=F1*C4+F2*C3+F3*C2+F4*C1+F5*C0
    56
    57
                  D(7)=F2*C4+F3*C3+F4*C2+F5*C1
                  D(8)=F3*C4+F4*C3+F5*C2
    58
    59
                 D(9)=F4*C4+F5*C3
    60
                 D(10)=F5*C4
    61
           C
    62
           C
    63
           С
                 CALCULATE NUERATOR:
    64
    65
                 H=K5*P1*P3
                 N(1)=H*K1A
    66
    67
                 N(2)=H*K1A*(T3+T4+T7+T8)
                 N(3)=H*K1A*(T3*T4+T7*T8+(T3+T4)*(T7+T8))
    68
    69
                  N(4)=H*K1A*(T3*T4*(T7+T8)+T7*T8*(T3+T4))
    70
                  N(5)=H*K1A*4*T7*T8
    71
           С
                  PRINT OUT DENOMINATOR:
    72
                  WRITE(6,20)
    73
                  CALL VECOUT(D. 10)
                  PRINT OUT NUMERATOR:
           c
    74
    75
                  WRITE(6,30)
    76
                  CALL VECOUT(N.5)
    77
            10
                  FORMAT(E10.0)
    78
           20
                  FORMAT(//, 'THE FOLLOWINGS ARE COEFFICIENTS OF DENOMINATOR
                 &POLYNOMIAL: ')
    79
    80
           30
                  FORMAT(//, 'THE FOLLOWINGS ARE COEFFICIENTS OF NUMERATOR
                 &POLYNOMIAL: ')
    81
    82
           ¢
                 FORM OPEN-LOOP MATRIX (LINEAR PART):
                  DIMENSION G(9,9),E(9),ER(9),EI(9),VCR(9,9)
    83
                  DATA G/9*0.,1.,9*0.,1.,9*0.,1.,9*0.,1.,9*0.,1.,9*0.,1.,
    84
    25
                 &9*O.,1.,9*O.,1.,O./
                 DO 50 I=1.9
    86
                  E(I)=-D(I)/D(10)
    87
    88
                  G(9,I)=E(I)
           50
                  CONTINUE
    89
    90
                  WRITE (6,53)
    91
                  CALL MATOUT(G.9.9)
                  FORMAT(//, 'THE FOLLOWING IS G MATRIX:',/)
           53
    92
    93
                  FIND OUT EIGENVALUES OF OPEN LOOP MATRIX:
    94
                  CALL REIGN(G,9,9,ER,EI,VCR,IE,O,O)
    95
                  WRITE(6,60)IE
           60
                  FORMAT(/, 10X, 'IERROR=', 12)
    96
    97
                  WRITE(6,70)
    98
                  CALL VECOUT(ER,9)
    99
                  WRITE(6,80)
   100
                  CALL VECOUT(EI.8)
                  FORMAT(//,20X,'REAL PART OF EIGENVALUES:')
           70
   101
   102
           80
                  FORMAT (//,20X,'IMAGE PART OF EIGENVALUES:')
                  OBTAIN DATA FOR NYQUIST PLOT:
   103
           C
   104
                  IF (W-15500)13,13,105
   105
           55
   106
            13
                  X1=D(9)*W**8-D(7)*W**6+D(5)*W**4-D(3)*W**2+D(1)
                  X2=D(10)*W**9-D(8)*W**7+D(6)*W**5-D(4)*W**3+D(2)*W
   107
                  X3=N(5)*W**4-N(3)*W**2+N(1)
   108
                  X4=N(2)*W-N(4)*W**3
   109
                  XR = (X1*X3+X2*X4)/(X1**2+X2**2)
   110
                  XI = (X1*X4-X2*X3)/(X1**2+X2**2)
   111
   112
                  WRITE(7,66)XR,XI
   113
                  IF(WW.LT.O.O) GOTO 32
   114
                  IF(XR.LT.O.O) V=(1.GT.O)
   115
                  U=(XI.GE.O.O)
                  IF(V.AND.U) GOTO 14
   116
                  IF(W-50)33,33,34
   117
           32
   118
           33
                  W=W+.02
                  GOTO 55
   119
```

```
W≈W+500.
120
          34
121
                  GOT.0 55
                  FORMAT(2X,F15.10,2X,F15.10)
          66
122
                  RL=1.E-6
123
                  I=12
124
                  WRITE(6,98)
125
                  FORMAT(//,7X,'RL',20X,'Vph/Iph (PU)',//)
IF(I)102,103,103
XK=K7*RL/(K5*.12)
126
          98
127
          99
           103
128
                  XK1=XK/16.7
129
                  WRITE(6,101)RL,XK1
FORMAT(F15.7,7X,F15.7)
130
           101
131
                  RL=RL*10.
132
                  I = I - 1
.133
134
                  GOTO 99
                  Z=-1./XR
Z=Z*.43/20.
WRITE (6,104)Z
135
           102
136
137
138
                  WW=-3.
                  GOTO 55
139
                  FORMAT(//.5X,'dVph/dIph(in p.u.) must be less than',F15.3)
140
           104
                  STOP
141
           105
142
                  END
```

APPENDIX C

Control Program for Type II Simulator:

```
2
                           A PROGRAM TO CONTROL THE PV SIMULATOR
    3
    6
                         *INPUTS:
                                          1. START SIGNAL FROM BITS OF PAG-
                                          2. CURVE SELECT SIGNAL FROM BITO TO
    7
    8
                                             BITS OF PAG
                                          3. CURRENT SIGNAL FROM PA
    9
   10
                                          4. VOLTAGE SIGNAL FROM PB
   11
                                          1. CONTROL SIGNAL OUTPUT TO PA WHICH IS
                         *DUTFUTS:
   12
CONNECTED TO D/A CONVERTER
                                          2. A/D ENABLE SIGNAL TO BIT4 OF VIAG
   13
                                          3. D/A ENABLE SIGNAL TO BITE OF VIAG
   14
   15
                         * VIA1 DEFINITIONS:
   16
                                                 FORTE OF VIA1
   18
                 CFE
                         IRB
                                EQU
                                       $CFE0
                         DRE
                                EQU
                                       $CFE0
                                                 PORTE OF VIAI
   19
                 CFE
                         DRA
                                EDU
   20
                 CFE1
                                       $CFE1
   21
                 CFE1
                         IRA
                                EQU
                                       $CFE1
                                                 PORTA OF VIAL
                 CFE2
                                                DATA DIRECTION REG. B
                         DDRB
                                EQU
                                       $CFE2
   22
   23
                 CFE3
                         DDRA
                                EGU
                                       $CFE3
                                                 DATA DIRECTION REG. A
   24
                          * VIA@ DEFINITIONS
   25
   £E.
                 CFF1
                                 EQU
                                       $CFF1
                                                 PORTA OF VIAM
   27
                         DRAZ
                 CFF1
                                       $CFF1
   8:3
                         IRAZ
                                 EQU
   5.4
                 CFF3
                         DDRAW EQU
                                       $CF#3
                                                 DATA DIRECTION REG. OF VIAO
   30
   3:
                          * OTHER DEFINITIONS
   32
                 0014
                          KPL
                                 EQU
                                       20
   33
                 0014
                         KEH
                                 EQU
   34
                                       20
   35
                          * PROGRAM STARTS HERE:
   3€
   37
   38
                        * INITIATE VIA'S
   39
   40 0100 10CE 0100
                          START LDS
                                       #START
   41 0104 86
                                 LDA
                                       #%01010000
                 50
   42 0106 B7
                 CFF3
                                 STA
                                       DDRAØ
                                                 SET FORT A OF VIAN
   43 0109 CC
                 00FF
                          LØ
                                 LDD
                                       #$@ØFF
                                                 SET PR & PR OF VIA1
   44 @10C FD
                 CFE2
                                 STD
                                       DDRB
   45 010F 86
                                 LDA
                                       #%01010000
                 50
                                                 DISABLE A/D, D/A CONVERTERS
   46 Ø111 B7
                                 STA
                                       CRAN
                 CFF1
   47 Ø114 B6
                                 LDA
                                       #0
                 00
                                                 OUTPUT '&' TO PORT A
   48 Ø116 B7
                 CFE1
                                 STA
                                       DRA
                                       #*00010000
   49 0119 86
                 10
                                 LDA
                                                 ENABLE D/A CONVERTER, D/A OUTPUT '
   50 011B B7
                 CFF1
                                 STA
                                       ORAØ
   51 Ø11E 86
                 (2)
                                 LDA
                                       #0
                                                 SET CONTROL SIGNAL DUTPUT '0'
                                       VC
   52 0120 97
                 0228
                                 STA
                                       #x01010000
   53 0123 86
                 50
                                 LDA
                                                 DISABLE D/A CONVERTER
   54 @125 B7
                 CFF1
                                 STA
                                       DRAØ
                                       #2
   55 0128 86
                 OD IZ
                                 LDA
                                       DDRA
                                                 SET PORT A OUTPUT PORT
   56 012A B7
                 CFE3
                                 STA
   58
                            TO FORM V/I CURVE:
   59
   F.Ø
```

```
61 012D 8E
              0240
                      L1
                               LDX
                                     #TTB
                                            LOAD X WITH BEGINNING OF ADDRESS T
ABLE
   62 0130 96
                CFF1
                             LDA
                                     IRAØ
   63 0133 84
                20
                               ANDA #%00100000 CHECK START SIGNAL
                                     LØ IF STOP, THEN IDLE
   64 0135 26
                DΞ
                               BNE
   65 0137 86
                40
                               LDA
                                     #%01000000
   66 Ø139 B7
                CEE 1
                                              ENABLE A/D CONVERTER
                               STA
                                     DRAØ
   67 0130 96
                CFF1
                               LDR
                                     IRAØ
                                              SELECT CURVE
                וא⊏
   68 013F 64
                               ANDA ##F
   69 0141 48
                               ASLA
   70 0142 10AE 86
                               LDY
                                              Y=BEGINNING OF DATA TABLE
                                     A, X
   71 0145 17
                医动态色
                               LBSR
                                     ADJ
                                              TO SUBRUTINE TO ADJUST PARAMETERS
   78 0148 FC
                CFE®
                               LDD
                                              INPUT I, V SIGNAL
                                     IRB
   73 0145 97
                0226
                               STA
                                     V
                                              STORE V SIGNAL
   74 214E 86
                50
                               LDA
                                     4%01010000
   75 0150 87
                CFF1
                               STA
                                     DRAØ
                                              DISABLE A/D CONVERTER
   76 0153 F1
                0232
                               CMPB
                                     BOU
                                              CHECK WHETHER I) Ibound
   77 0156 24
                ØΕ
                               BHS
                                              JUMP TO LODKUP TABLE IF I) Ibound
                                     LT
   78 0158 96
                14
                                     KPH
                               LDA
   79 @15A B7
                Ø237
                               STA
                                     ΚÞ
   80 015D B6
                Ø231
                               LDA
                                     SLC
   81 0160 3D
                               MUL
   82 0161 40
                               NEGA
   83 0162 PB
               0.000
                               ADDA VMA
                                              A=VMA-SLO*I, (I(Ibound)
   84 0165 20
              16
                               BRA
                                     LY
   85 0167 86
                ØΞ
                               LDA
                        LT
                                     #3
   86 Ø169 4A
                        L2
                               DECA
                                              TIME EQUALIZER
   87 Ø16A 26
                FD
                               BNE
                                     L2
   88 0160 86
                                     #KPL
                14
                               LDA
   89 016E B7
                Ø237
                               STA
                                     ΚP
   90 0171 F1
                BEEF
                               CMPB IMA
   91 0174 22
                ø2
                               BHI
                                     LX
   92 0176 20
                Ø3
                               BRA
                                     LW
   93 Ø178 F6
                Ø22F
                        LX
                               LDB
                                     IMA
                                              LOCKUP VOLTAGE IN DATA TABLE
   94 Ø178 A6
                A5
                        LW
                               LDA
                                     B, Y
   95
                        # CONTROL LOOP
   96
   97
   98 017D 17
                0085
                               LBSR CONT1
                               LDB
                                     #$FF
  99 0180 C6
                FF
                                              SET PORT A OUTPUT PORT
  100 0182 F7
                CFE3
                               STB
                                     DDRA
                                              SEND VC TO PORT A
  101 0185 B7
                CFE1
                               STA
                                     DRA
  102 0188 C6
                                     #×00010000
                10
                               LDB
                CFF1
                               STB
                                     ORAØ
                                              ENABLE D/A, VC IS OUTPUT TO D/A
  103 018A F7
                                     #x01010000
                50
                               LDB
  104 018D C6
                                             DISABLE D/A
  105 018F F7
                CFF1
                               STB
                                     ORAØ
                              LDB
  106 0192 C6
                Ø
                                    #0
  107 0194 F7
                CFE3
                              STB
                                    DDRA
                                              SET PORT A INPUT PORT
                               LBRA L1
                FF93
  128 0197 16
  109
                             SUBROUTINE: ADJ
  110
  111
 112 Ø13A 8E
                Ø233
                        ADJ
                               LDX
                                     #ADT
  113 019D EE
                86
                               LDU
                                     A, X
                               PULU A, B
  114 Ø19F 37
                Ø6.
  1:5 @1A1 FD
                022F
                               STD
                                     IMA
                               PULU A, B
  116 Ø184 37
                ØΕ.
 117 01A6 FD
                0231
                               STD
                                     SLO
 118 Ø1A9 33
                               RTS
 113
```

```
121
 122
                           INP1. COMMAND VOLTAGE VR (IN REGISTER A)
 123
                                     2. SAMPLED VOLTAGE IN MEMORY V
 124
 125
                         * OUTPUT: CONTROL OUTPUT (IN REGISTER A)
 126
 127
                         * MODIFY:
                                     MEMORY VC. E1
 128
 129
                                       A, B
 130 01AA 1F
                 89
                         CONT
                                 TFR
 131 Ø1AC 86
                 עועי
                                 LDA
                                       #0
                                 SUBD
 132 01AE B3
                 0225
                                       VØ
 133 @1B1 FD
                 0229
                                 STD
                                       Ε
 134 Ø184 4D
                                 TSTA
 135 Ø185 2A
                 ØC
                                 BPL
                                       EPL
 136 Ø187 43
                                 COMA
 137 Ø1B8 53
                                 COMB
 138 Ø189 5C
                                 INCB
                                 LDA
                                       AA
 139 Ø1BA B6
                 0223
  140 01PD 3D
                                 MUL
  141 Ø1BE 43
                                 COMA
  142 Ø1BF 53
                                 COMB
 143 0100 50
                                 INCB
                                        C1
  144 0101 20
                 24
                                 BRA
  145 Ø1C3 B6
                 Ø223
                          EPL
                                 LDA
                                        ΑØ
  146 @1C6 3D
                                 MUL
 148 Ø1C7 FD
                 022D
                                 STD
                                        SEØ
  149 Ø1CA FC
                 0228
                                 LDD
                                        E1
  150 01CD4D
                                TSTA
                                        EPL1
  151 01CE 2A
                                 BPL
                                 COMA
  152 01D0 43
  153 Ø1D1 53
                                 COMB
                                 INCB
  154 01D2 50
  155 Ø1D3 B6
                 0224
                                 LDA
                                        A1
  156 01D6 3D
                                 MUL
  157 01D7 20
                 07
                                 BRA
                                        ce
  158 01D9 B6
                 0224
                          EPL1
                                 LDA
                                        A1
  159 01DC 3D
                                 MUL
  160 01DD 43
                                 COMA
  161 01DE 53
                                 COMB
  162 @1DF 5C
                                 INCE
  163 01E0 F3
                 022D
                          CS
                                 ADDD
                                        SEA
  164 Ø1E3 F3
                 Ø227
                                 ADDD
                                        VC®
  165 01ES 4D
                                 TSTA
  166 01E7 8B
                 Ø9
                                 BMI
                                        VCM
  167 W1E9 27
                 ØΕ
                                 BEC
                                        NORM
  168 01EB C6
                 FF
                                        #456
                                                  REQUIRED CONTROL EXCEEDS MAX. VALUE
                                 LDE
  169 Ø1ED F7
                 0328
                                 STB
                                        VC
  170 0150 30
                 2.4
                                 BRA
                                        CЗ
  171 Ø1FE C6
                 20
                          VCM
                                 LDB
                                        #2
  172 0154 67
                 0228
                                 STB
                                        VC
                                                  REQUIRED CONTROL IS NEGATIVE, SET
VC=Ø
  173 Ø1F7 20
                 Ø3
                                 BRA
                                        C3
  174 Ø1F9 F7
                 0228
                          NORM
                                 STE
                                                  REQUIRED CONTROL IS NORMAL
                                        VC
  175 Ø1FC FC
                 0229
                          C3
                                 LDD
                                        Ε
  176 Ø1FF FD
                                                  UPDATE E
                 Ø22B
                                 STD
                                        E1
  177 0202 B6
                 Ø228
                                 LDA
                                        VC
                                                  PUT CONTROL OUTPUT TO REG. A
  178
                                 RTS
  179
```

SUBROUTINE: CONT

120

```
180
****
181
 182
 183
                                  SUBROUTINE CONT1:
 184
 185
                                  INPUT:
 186
                                          1. VOLTAGE COMMAND IN REGISTER A
 187
 188
                                          2. SAMPLED VOLTAGE IN MEMORY V
 189
191
                                 DUTPUT:
                                          CONTROL VC IN REGISTER A
 192
 193 0205 1F
                         CONT1
                                TFR
                                       A.B
                89
 194 0207 86
                                 LDA
                                       #0
                00
                                 SUBD
                                       VØ
 195 0209 B3
                0225
                                 STD
                                       Ε
 196 0200 FD
                0229
                                       P1
 197 020F 2A
                04
                                 BPL
                                 LDA
                                       #Ø
 198 0211 86
                20
                                       RT
                                 BRA
 200 0213 20
                ØD
 201 0215 86
                0237
                         Ρi
                                 LDA
                                       KF
 202 0216 3D
                                 MUL
 203 0219 4D
                                 TSTA
 204 021A 27
                Ø4
                                       P2
                                 BEQ
                                       #$FF
 205 0210 86
                FF
                                 LDA
 206 0216 20
                02
                                       RT
                                 BRA
 207 0220 1F
                98
                         P2
                                 TFR
                                       B, A
 208 0232 39
                         RT
                                                 RETURN TO MAIN ROUTINE
                                 RTS
 209
 210
                         * RESERVED MEMORY UNITS:
 211
 212 0223
                 14
                         AØ
                                 FCB
                                       20
 213 0224
                 12
                         A1
                                 FCB
                                       18
 214 0225
                00
                         VØ
                                 FCB
                                       Ø
 215 0226
                 ØØ
                         v
                                 FCB
                                       Ø
 216 0227
                         VC@
                20
                                 FCB
                                       ĺλ
 217 0228
                 00
                         VC
                                 FCB
                                       Ø
 218 0229
                0000
                         Ε
                                 FDB
                                       Ø
 219 0223
                 ଉଚ୍ଚର
                         E1
                                 FDB
                                       Ø
 220 022D
                 0000
                         SEØ
                                 FDB
                                       0
 221 022F
                                 FCB
                212
                         IMA
                                       0
 222 0230
                 88
                         VMA
                                 FCB
 223 0231
                 ଉଦ
                         SLO
                                 FCB
                                       2
 224 0232
                 00
                         BOU
                                 FCB
                                       0
 225 0233
                 0238
                         ADT
                                 FDB
                                       TTA
 226 0235
                                       TTA1
                 023C
                                 FDB
 227 0237
                         KP
                 00
                                 FCB
                                       $FFFF, $2580
 228 0238
                FFFF
                         TTA
                                 FDB
 229 0230
                 CFF@
                         TTA1
                                 FDB
                                       $CFF@, $3867
 230 0240
                 0400
                         TTB
                                 FD9
                                       $400, $500, $600, $700
 231 0248
                 BBBB
                                 FDB
                                       $800, $900, $A00, $B00
 232 0250
                 0000
                                 FDB
                                       $C00, $D00, $E00, $F00
 233 0258
                                      $1000, $1100, $1200, $1300
                 1000
                                FDB
 234
 235
                          * PV DATA STORAGE:
 236
 237
                                 ORG
                                       $380
                 0380
 238 0380
                                 FDB
                                       $EDED, $EDED
                EDED
 239 0384
                ECEC
                                 FDB
                                       $ECEC, $ECEC, $EPEB, $EPEB
 240 0380
                 EAEA
                                 FDB
                                       $EAEA, $EAEA, $E9E9, $E9E9
 241 0394
                                 FDB
                 E8E8
                                       $E8E8, $E7E7, $E6E6
```

242 Ø39A

E6E5

FDB

\$E6E5, \$E5E5, \$E4E4, \$E4E3

243	ØZAB	E3E3	FDB	\$E3E3, \$E2E2, \$E1E1, \$E0E0
244	ØBAA	DEDE	FDB	\$DFDF, \$DEDE, \$DDDD, \$DCDC
245	0382	DBDB	FDB	\$DBDB, \$DADA, \$DBDB, \$DBDB
246	ØBBA	D7D7	FDB	\$D7D7, \$D6D6, \$D5D5, \$D4D4
247	0302	D3D3	FDB	\$D3D3, \$D2D2, \$D1D1, \$D0D0
248	Ø3CA	CFCF	FDĖ	\$CFCF, \$CECE, \$CDCD, \$CCCC
249	Ø3D2	CBCB	FDB	\$CBCB, \$CACA, \$C9C9, \$C8C8
250	Ø3DA	C7C6	FDB	\$0706, \$0504, \$0302, \$0100
251	03E2	BFBE	FDB	\$BFBE, \$BDBC, \$BBBA, \$B9B&
252	Ø3EA -	B786	FDB	\$8786, \$8584, \$8280, \$AFAD
253	03F2	ABA9	FDB	\$ABA9, \$A6A2, \$9D98, \$8F83
254	Ø3FA	7565	FDB	\$7565 , \$5038 , \$2000
255		0 567	ORG	\$ 567
256	0567	Dada	FDB	\$D9D9, \$D9D8, \$D8D8, \$D7D7
257	056F	D7DE	FDB	\$D7D6, \$D6D6, \$D5D5, \$D5D4
258	0577	D4D4	FDB	\$D4D4, \$D3D3, \$D2D2, \$D1D1
259	Ø57F	DØ	FCB	\$DØ
560		0480	ORG	\$480
261	0 480	DØ	FCB	\$DØ
	Ø481	CFCF	FDB	\$CFCF, \$CFCE, \$CECE
	Ø487	CDCD	FDB	\$CDCD, \$CDCC, \$CCCC, \$CBCB
264	Ø48F	CACA	FDB	\$CACA, \$C9C9, \$C8C8, \$C7C7
	2 497	C5C6	FDB	\$C6C6,\$5C5,\$C4C4,\$C3C3
	Ø49F	C5C5	FD8	\$C2C2, \$C1C1, \$C0C0, \$BFBF
	Ø4A7	BEBE	FDB	\$BEBE, \$BDBD, \$BCBC, \$BBBB
	0 4AF	BAB9	FDB	\$BAB9, \$BBB7, \$B6B5, \$B4B3
269	Ø4B7	B2B1	FDB	\$B2B1,\$B0AF,\$AEAD,\$ACAA
	Ø45F	A8A6	FDB	\$A8A6,\$A4A2,\$A09E,\$9C94
271	Ø4C7	9 98 2	FDB	\$9882,\$796F,\$5A45,\$2F18
	04CF	00	FCB	\$20
273			END	