IMPLEMENTATION AND EVALUATION OF VARIOUS STOP AND WAIT TYPE II HYBRID ARQ SCHEMES FOR MOBILE RADIO

by

REMO L. AGOSTINO

B. A. Sc., University of British Columbia, 1990.

A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF APPLIED SCIENCE

in

THE FACULTY OF GRADUATE STUDIES

Department of Electrical Engineering

We accept this thesis as conforming to the required standard

THE UNIVERSITY OF BRITISH COLUMBIA

September 1993

© Remo L. Agostino, 1993

In presenting this thesis in partial fulfilment of the requirements for an advanced degree at the University of British Columbia, I agree that the Library shall make it freely available for reference and study. I further agree that permission for extensive copying of this thesis for scholarly purposes may be granted by the head of my department or by his or her representatives. It is understood that copying or publication of this thesis for financial gain shall not be allowed without my written permission.

(Signature)

Department of <u>Electrical</u> Eng.

The University of British Columbia Vancouver, Canada

Date Oct 13/03

ABSTRACT

This thesis investigates the design and implementation issues involved in the development of various Stop-and-Wait (SW) Type II Hybrid Automatic Repeat reQuest (ARQ) strategies. The modulation scheme utilized is the North American digital cellular standard known as $\pi/4$ -shift DQPSK. The general Complementary Punctured Convolutional (CPC) SW Type II ARQ scheme is presented and numerically analyzed in both an AWGN channel and a combined AWGN and Rayleigh fading channel. The three variations of the general scheme implemented are: Rate 3/4 CPC SW Type II ARQ, Rate 3/4 CPC SW Type II ARQ with Code Combining, and an Adaptive CPC SW Type II ARQ scheme. The prototypes are implemented with two Spectrum TMS320C30 Digital Signal Processing (DSP) cards and a host IBM PC. The experimental data for the prototypes were verified and were in good agreement with the numerical results. This validated the prototypes' correct and proper operation along with the DSP software modules used by the prototypes. It is shown that the upgrade of the CPC SW Type II ARQ scheme to a Code Combining and an Adaptive scheme requires small software modifications. It is the versatility and flexibility of the DSP cards which allow these upgrades to be easily accomplished and extremely cost effective. The Code Combining upgrade increased the throughput performance of the general rate 3/4 scheme at low SNR levels. The Adaptive scheme resulted in an increase at both low and high SNR levels with a slight degradation at medium SNR levels with respect to the throughput curve of the general rate 3/4 scheme.

Contents

| ABSTRACT | |
|-------------------|---|
| List of Tables | |
| List of Figures . | |
| Acknowledgmen | tsix |
| Chapter 1 | Introduction |
| 1.1 | ARQ Schemes |
| 1.1.1 | Stop-and-Wait ARQ |
| 1.1.2 | Type I Hybrid ARQ 3 |
| 1.1.3 | Type II Hybrid ARQ 4 |
| 1.2 | Thesis Goals |
| 1.3 | Thesis Organization 6 |
| Chapter 2 | π /4–Shift DQPSK Modulation Scheme 8 |
| 2.1 | Introduction |
| 2.2 | Transmitter Model |
| 2.3 | DSP Implementation of the Phase Shift Encoder and |
| | Baseband Generator |
| 2.4 | RF Modulator/Demodulator and Channel |
| 2.5 | DSP Implemented Baseband Differential Detector 16 |
| 2.6 | Theoretical Analysis and Prototype Performance 18 |
| 2.7 | Conclusions |

| Chapter 3 | Application of Complementary Punctured Convolutional |
|-----------|--|
| | Codes to a SW Type II ARQ Scheme |
| 3.1 | Introduction |
| 3.2 | Review of Complementary Punctured Convolutional |
| | Codes (CPC) |
| 3.2.1 | CPC Codes |
| 3.3 | Generalized CPC SW Type II Hybrid ARQ Algorithm 24 |
| 3.4 | DSP Implementation of a CPC SW Type II ARQ Scheme . 25 |
| 3.4.1 | Frame Structure |
| 3.4.2 | Frame Synchronization |
| 3.4.3 | Encoder/Transmitter DSP Card |
| 3.4.4 | Receiver/Decoder DSP Card |
| 3.4.4.1 | Viterbi Decoder |
| 3.4.4.1.1 | Numerical Analysis |
| 3.4.4.1.2 | Computer Simulation |
| 3.4.4.1.3 | Viterbi Decoder Performance |
| 3.5 | Prototype Performance |
| 3.5.1 | Throughput Analysis |
| 3.5.1.1 | Numerical Results |
| 3.5.2 | Experimental Throughput |
| 3.5.3 | Rayleigh Fading Channel |

| 3.6 | CPC SW Type II ARQ Scheme with Code Combining 50 |
|----------------|--|
| 3.7 | Conclusions |
| Chapter 4 | An Adaptive SW Type II ARQ Scheme |
| 4.1 | Introduction |
| 4.2 | The Adaptive Coding Rate Algorithm 54 |
| 4.3 | DSP Implementation of the Adaptive Scheme 56 |
| 4.4 | Performance Evaluation |
| 4.5 | SW ARQ Scheme Comparisons 63 |
| 4.6 | Conclusions |
| Chapter 5 | Conclusions and Future Research 66 |
| 5.1 | Conclusions |
| 5.2 | Future Research |
| 5.2.1 | Symbol Synchronization |
| 5.2.2 | Selective Repeat Upgrade |
| 5.2.3 | Adaptive Header |
| 5.2.4 | FEC Schemes70 |
| Bibliography . | |
| Annendix A | Software Listings 74 |

List of Tables

| Table 1 | Phase Shift as a function of Information Symbol 11 |
|---------|--|
| Table 2 | π /4 Shift DQPSK State Encoder Look Up Table 13 |
| Table 3 | Distance Spectrum of Code with Rate 1/242 |
| Table 4 | Distance Spectra of Rate 3/4 Punctured Convolutional |
| | Code of Memory m=4 |

List of Figures

| Figure 1.1 | Stop-and-Wait ARQ Scheme |
|------------|--|
| Figure 1.2 | Typical Type I Hybrid ARQ System 3 |
| Figure 2.1 | Block Diagram of the $\pi/4$ shift DQPSK Transmitter 9 |
| Figure 2.2 | State-space diagram of the $\pi/4$ shift DQPSK modulated |
| | carrier at sampling points |
| Figure 2.3 | Flow chart representing baseband transmission |
| | algorithm |
| Figure 2.4 | Modulator, Demodulator, and Channel simulator 15 |
| Figure 2.5 | DSP Baseband Differential Detector Block Diagram 16 |
| Figure 2.6 | BER Performance in AWGN |
| Figure 2.7 | BER Performance of $\pi/4$ -shift DQPSK in a Rayleigh |
| | Fading Channel for Various B _D T 21 |
| Figure 3.1 | Block Diagram of Prototype SW Type II ARQ Scheme 26 |
| Figure 3.2 | Detailed Structure of Frame |
| Figure 3.3 | Correlation Sidelobes of Flag used in Prototype 30 |
| Figure 3.4 | (a) and (b) Effects of Changing Threshold value used for |
| | Flag Correlation |
| Figure 3.5 | Frame Encoding and Construction Algorithm of DSP |
| | Transmitter Card |
| Figure 3.6 | Frame Decoding Algorithm of DSP Receiver Card38 |
| Figure 3.7 | Choosing a Path Survivor |
| Figure 3.8 | Rate 1/2 Soft Decision Viterbi Decoder Performance 43 |

| Figure 3.9 | Numerical and Experimental Throughputs46 |
|-------------|---|
| Figure 3.10 | Throughput of Prototype in a Rayleigh Fading Channel 49 |
| Figure 3.11 | Throughput of CPC SW Type II ARQ Scheme with and |
| | without Code Combining |
| Figure 3.12 | Histograms for Rate 3/4 CPC SW Type II ARQ with and |
| | without Code Combining |
| Figure 4.1 | Threshold Regions Defining Coding Rates 55 |
| Figure 4.2 | Experimental Throughputs of rate 1/2, 3/4, and 1 57 |
| Figure 4.3 | Adaptive CPC SW Type II ARQ Throughput 58 |
| Figure 4.4 | Affect of varying N for the Adaptive Scheme's |
| | Throughput |
| Figure 4.5 | Adaptive CPC SW Type II ARQ in Rayleigh Channel 60 |
| Figure 4.6 | Adaptive CPC SW Type II ARQ in a Rayleigh Channel for |
| | Various B _D T Products |
| Figure 4.7 | Effect of varying N for the Adaptive Scheme in a Fading |
| | channel 63 |

Acknowledgments

I would like to thank my mother and aunt, Maddalena and Maria Taddei, for their continuous moral support and constant encouragement throughout my academic career. I would also like to issue a special thanks to my uncle, Tony Bolognese, for having played a major role in my decision to enter the exciting field of communications. I am enormously grateful to my supervisors, Dr. Samir Kallel and Dr. V. C. M. Leung, for their constant guidance, moral support, and invaluable experience which allowed me to complete this thesis. I would also like to thank my fellow students and especially Dimitrios P. Bouras and William Cheung for their insightful and stimulating discussions. Finally, I would like to acknowledge the assistance provided by the B.C. Science Council.

Chapter 1 Introduction

Section 1.1 ARQ Schemes

The problem of providing an efficient reliable data communications link in a land mobile radio channel is of great practical importance. Automatic Repeat reQuest (ARQ) protocols or similar custom tailored Radio Data Link Protocols are commonly used to provide a virtually error free data link for the radio channel. The ARQ protocol ensures a consistent data quality under varying channel conditions. The functions the ARQ protocol must accomplish can be divided into two different classes: low level functions involved with encoding and decoding of protocol information in the data packets and high level functions concerned with the request retransmission algorithm to support frame transmission services. The message itself is contained in the data packet of the frame, whereas the destination address and other pertinent information is contained in the header which precedes the data packet. A code with good error detecting capability is used to encode the header and data packet separately. Typically, a Cyclic Redundancy Code (CRC) is used [1]. The header is independently encoded to allow all mobile radio users to decode it in order to distinguish if the frame is addressed to them and decide whether to process the data packet.

1.1.1 Stop-and-Wait ARQ

In a Stop-and-Wait ARQ (SW ARQ) scheme, the transmitter sends a single frame and stops to await the reply of the receiver. No other frame can be sent until the receiver's reply arrives at the transmitter. Three possible events may arise once a transmission has taken place. The receiver may send an acknowledgment (ACK) to indicate that the

Section 1

frame was received error free; or a negative acknowledgment (NACK) if it was received in error; or no reply if the frame was so corrupted by noise as not to be received. To account for this last event, the transmitter is equipped with a timer. Once a frame has been sent, the transmitter awaits for a recognizable reply (ACK or NACK). If no such reply is received during the time-out period, the frame is retransmitted. Therefore, any reply other than an ACK will result in the transmitter retransmitting the same frame again. Figure 1.1 illustrates the SW ARQ scheme.

It is inefficient to utilize a SW ARQ protocol in a single frequency system because the time required for the transmitter to await the receiver's reply is wasted air time. The typical mobile radio system uses a number of frequencies to communicate between the base stations and the mobile users. This configuration allows the SW ARQ protocol to make efficient use of its air time. For example, after the base transmits a message to mobile A, it can send another message to any other mobile while awaiting the reply of mobile A on the return channel. In this respect the SW ARQ protocol can be well suited for mobile radio systems.




Figure 1.1 Stop-and-Wait ARO Scheme

Section 1 2

1.1.2 Type I Hybrid ARQ

A hybrid ARQ system utilizes both Forward Error Correction (FEC) coding and error detection coding (incorporated in the ARQ scheme). The FEC code is used to reduce the number of retransmissions. In a Type I Hybrid ARQ scheme the message and its error detecting parity bits (typically CRC), are further encoded with a FEC code. At the receiver, the FEC parity bits are used to correct channel errors. The FEC decoder (typically a Viterbi Decoder) outputs an estimate of the received message and its error detecting parity bits. This estimate is tested by the error detection decoder (CRC checker) to determine if the message is error free. Figure 1.2 depicts a Type I Hybrid ARQ communication system.




Figure 1.2 Typical Type I Hybrid ARQ System

The efficiency of a Type I ARQ system in comparison to a plain ARQ system depends on the level of noise corrupting the channel. If the Signal-to-Noise Ratio (SNR) is high, the Type I ARQ scheme does not result in any improvement. The FEC parity bits are wasted, as a result of the signal strength being strong enough to deliver error free messages. On the other hand, the Type I system does show an increase in efficiency

Section 1 3

at low SNR levels, and since the signal strength is so poor, error free reception is very unlikely and the FEC parity bits are utilized to correct channel errors.

1.1.3 Type II Hybrid ARQ

In a Type II ARQ scheme, the FEC parity bits are only sent if the received message contains errors. The transmitter would alternate between sending the message with its error detection parity bits on one transmission, and the FEC parity bits on the next. Note that the FEC parity bits are only sent if the received message contains errors. With this scheme, any error free reception of the message with its error detection parity bits delivers the message. If the FEC parity bits are invertible, any error free reception of the FEC parity bits also delivers the message. Finally, if both the message with its error detection parity bits and the FEC parity bits are in error, combining these two frames for error correction may successfully deliver the message. The Type II system offers the benefit of performing as a plain ARQ scheme at high SNR and performing as a Type I system at low SNR.

Section 1.2 Thesis Goals

The disadvantage of Type I and Type II hybrid ARQ schemes is the failure to provide a useful throughput at high channel error rates. Application of code combining to hybrid ARQ schemes to achieve a useful throughput has been investigated [2, 3]. Code combining involves taking frames received in error and optimally combining them with their repeated copies. Therefore, the receiver would process a combination of all received sequences for that frame, rather than only the two most recently received ones as in the conventional Type II system.

Section 1 4

An adaptive hybrid ARQ system utilizing code combining would be optimal. Adaptive refers to the FEC coding scheme being able to adjust to the channel conditions and data protection needs. Typically, a fixed code with a certain error rate and correction capability matched to the protection requirement of the data and the worst channel conditions is used. Unfortunately, different data (voice, FAX, computer data files, all using the same channel) have different error protection needs and what may be appropriate for one type may be inappropriate for another. Another problem, is the mobile radio channel conditions are constantly changing due to its multipath and time varying characteristics. Therefore, an adaptive code combining hybrid ARQ scheme would generally yield a higher throughput than a non-adaptive scheme in a radio channel [4].

Motivated by the above, this thesis investigates the design, implementation issues, and performance evaluation of various adaptive and non-adaptive FEC coding schemes of a Type II SW ARQ system. The research contributions can be summarized as follows:

- The Software design, implementation, and test of a Digital Signal Processing (DSP)
 Module Library for the Spectrum TMS32C30 DSP card housed in an IBM PC
 platform. The library consists of the following modules:
 - CRC Encoder/Decoder
 - Rate 1/2 Convolutional Encoder
 - Puncturing Module
 - Rate 1/2 Soft Decision Viterbi Decoder
 - Block Interleaver
 - Soft Data Deinterleaver
 - Queueing Module

Section 2 5

• $\pi/4$ -shift DQPSK Baseband Transmitter/Receiver

- 2. The Software implementation and evaluation of a Complementary Punctured Convolutional (CPC) coding scheme for the SW Type II ARQ system with and without code combining utilizing the DSP library in an AWGN channel and a combined AWGN and Rayleigh Fading channel.
- 3. Software upgrade and performance evaluation of an Adaptive CPC SW Type II ARQ scheme utilizing the DSP library in an AWGN channel and a combined AWGN and Rayleigh fading channel.

Section 1.3 Thesis Organization

The thesis consists of five chapters and one appendix. It is organized as follows:

- Chapter 2 discusses the $\pi/4$ -shift DQPSK modulation system implemented and its theoretical and practical performance.
- Chapter 3 explains the generalized Complementary Punctured Convolutional (CPC)
 coding scheme for a SW Type II ARQ protocol with and without code combining. It also discusses in detail the DSP prototype CPC SW Type II ARQ scheme implemented. Finally, the prototype's performance is analyzed and evaluated.
- Chapter 4 presents the Adaptive CPC SW Type II ARQ scheme implemented and its performance evaluation. This chapter will also compare the three ARQ schemes implemented and discuss their performances.
- The thesis' conclusions and suggestions for future work are cited in Chapter 5.
- Appendix A contains the software listings for the DSP Module Library, the Adaptive SW Type II ARQ Protocol, the Transmitter DSP card, and the Receiver DSP card.

Section 2 6

The CPC scheme's software is a subset of the Adaptive scheme and is therefore not listed.

Chapter 2 π /4–Shift DQPSK Modulation Scheme

Section 2.1 Introduction

The $\pi/4$ shift Differential Quadrature Phase Shift Keying (DQPSK) modulation scheme has become the modulation standard for the North American and Japanese digital cellular communications system [5]. This modulation scheme is used in the implementation of the SW Type II ARQ scheme for mobile radio communications in order to get practical results which are of interest to the cellular industry. The organization of this chapter is as follows. Section 2 will review the $\pi/4$ shift DQPSK modulation technique. Sections 3 to 5 will describe the DSP software and the RF hardware required to construct the system. A performance comparison between the theoretical and implemented modulation scheme is presented in Section 6.

Section 2.2 Transmitter Model

Figure 2.1 illustrates the transmitter model of the $\pi/4$ shift DQPSK system. The Phase Shift Encoder and Baseband Generator Block produce the unfiltered rectangular pulse waveforms which are denoted as u(t) and v(t) in the Inphase (I) and Quadrature (Q) channels respectively. The waveforms u(t) and v(t) are Nyquist filtered and passed to the RF modulator which mixes the I and Q components to form the RF modulated signal.




Figure 2.1 Block Diagram of the $\pi/4$ shift DQPSK Transmitter.

Equations 2.1 and 2.2 represent the RF modulated signal.

$$s_i(t) = \sqrt{\frac{2E}{T_s}} \cos\left(w_c t + \frac{2\pi}{8}\right) i = 0, 1, \dots, 7$$
 (2.1)

$$s_i(t) = \sqrt{\frac{2E}{T_s}} \left\{ \cos w_c t \cos \frac{\pi}{4} i - \sin w_c t \sin \frac{\pi}{4} i \right\} \quad i = 0, 1, \dots, 7.$$
 (2.2)

In Equation 2.2, E repesents the energy per symbol, T_s is the symbol duration, and w_c is the carrier frequency. Figure 2.2 is the state-space signal diagram which illustrates the possible 8 modulated carrier signals at their sampling instants. The state-space diagram shows that the transmitted signals are chosen from two signal groups, the circles (even numbered points $\{0, 2, 4, 6\}$) and the crosses (odd numbered points $\{1, 3, 5, 7\}$). If the current signal is at one of the four phase states designated by a circle, it shifts to one of the four phase states designated by a cross at the next symbol transition and vice versa. The current signal is not allowed to shift to a fellow member of its phase state at the next symbol transition (i.e., circle to circle or cross to cross). As a result of this constraint, the differential phase shift between two consecutive symbols can only be $k\pi/4$, where

Section 2 9

 $k=\pm 1$ or ± 3 . Consecutive phase shifts of $\pm \pi/2$ and π are inhibited. The connections in the state-space diagram indicate the possible phase transitions.




Figure 2.2 State-space diagram of the $\pi/4$ shift DQPSK modulated carrier at sampling points [5].

The differential phase shift encoding operation can be mathematically represented by Equations 2.3, 2.4(a), 2.4(b), and Table 1 [6].

$$s_i(t) = \sqrt{\frac{2E}{T_s}} \{ u_k \cos w_c t - v_k \sin w_c t \}$$
 (2.3)

$$u_k = u_{k-1}\cos\theta_k - v_{k-1}\sin\theta_k \tag{2.4a}$$

$$v_k = u_{k-1}\sin\theta_k + v_{k-1}\cos\theta_k. \tag{2.4b}$$

In Equations 2.4(a) and 2.4(b), u_k and v_k are the signal levels of the pulse amplitudes of

Section 2 10

| Information Symbol | $	heta_{\mathbf{k}}$ |
|--------------------|----------------------|
| 11 | $\pi/4$ |
| 01 | $3\pi/4$ |
| 00 | $-3\pi/4$ |
| 10 | $-\pi/4$ |

Table 1 Phase Shift as a function of Information Symbol.

u(t) and v(t) for a period equal to the symbol duration. The signal levels u_k and v_k are determined from the previous signal levels, u_{k-1} and v_{k-1} and the phase shift, θ_k resulting from the current information symbol. The relationship between the phase shift and the current information symbol is given in Table 1. From Equations 2.4(a) and 2.4(b), it can be seen that the amplitudes of u(t) and v(t) can take the values of $0, \pm \frac{\sqrt{2}}{2}$, or ± 1 . For example, assume the current signal is $s_0(t)$ (i.e., $\theta_0 = 0$, $u_0 = 1$, and $v_0 = 0$ during $0 \le t \le T_s$). At time $t = T_s$, the information symbol 11 is sent. Therefore, $\theta_1 = \pi/4$ and from Equations 2.4(a) and 2.4(b), $u_1 = \frac{\sqrt{2}}{2}$ and $v_1 = \frac{\sqrt{2}}{2}$ denoting signal $s_1(t)$.

From the state-space diagram and the mathematical model it follows that the information symbol is contained in the phase difference between two consecutive sampling instants. The receiver only requires the phase difference between two consecutive sampling intervals in order to retrieve the transmitted information symbol. As a result, the receiver does not need to phase synchronize with the transmitter.

Section 2.3 DSP Implementation of the Phase Shift Encoder and Baseband Generator

The transmitter and receiver is implemented utilizing the Texas Instruments TMS320C30 DSP chip. The DSP platform consists of a Spectrum TMS320C30 card and software development tools for an IBM PC. The TMS320C30 DSP cards were cho-

Section 3

sen due to their availability and excellent software support. A software based DSP design is more versatile, flexible, and modular than an all hardware design. The DSP system allows the user to make changes and updates to their software algorithms in a fraction of the time required for a hardware update.

The flowchart shown in Figure 2.3 describes the baseband transmission algorithm.




Figure 2.3 Flow chart representing baseband transmission algorithm.

The algorithm is interrupt driven by one of the two timers that the TMS320C30 chip features. The timer is set to 6.6 μ s, which is the upper limit available on the Spectrum card

housing the TMS320C30. The timer value has a direct result on the rate of transmission. The smaller the timer value, the higher the transmission rate. The baseband transmission routine is interrupt driven to allow the DSP chip to encode and construct other frames for transmission while the current frame is being transmitted. Therefore, even though a SW ARQ scheme is being used, the scheme may be upgraded to a Selective Repeat (SR) ARQ with little or no change to the transmission algorithm.

The Baud rate, which is the number of symbols transmitted per second, is determined by the number of times the routine is executed per symbol or dibit. The variable <code>symbol_duration_count</code> keeps track of this value, which is compared to a user set limit. In the algorithm shown in Figure 2.3, the limit is set to a value of 8 and gives rise to a baud rate of 18.939kHz according to equation 2.5.

Baud rate =
$$\{(symbol_duration_count \ \text{Limit}) * 6.6\mu s\}^{-1}$$
. (2.5)

Every time the interrupt routine is executed, the $symbol_duration_count$ is checked. If a new symbol or dibit is required, it is fetched from memory and the amplitudes u_k and v_k , of the baseband signals u(t) and v(t), are chosen from the $\pi/4$ shift DQPSK encoder look up table displayed as Table 2. Table 2 shows all possible state transitions given the

| | Previous Signal $s_i(t)$ | | | | | | | |
|----------------|--------------------------|---|---|---|---|---|---|---|
| Current Symbol | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 00 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 |
| 01 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 |
| 10 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 11 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 |

Table 2 $\pi/4$ Shift DQPSK State Encoder Look Up Table.

previous signal $s_i(t)$ and the current symbol or dibit to be transmitted. This table is a direct

result of equations 2.4(a), 2.4(b), and Table 1. Once the values for u_k and v_k are chosen, they are written to the Digital to Analog registers, which in turn outputs an analog voltage on the I and Q channels. Note the transmitter outputs a +5 volt synchronization pulse on the TMS320C30 digital channel at approximately the middle of the symbol duration.

The baseband waveforms u(t) and v(t) are filtered before being sent to the RF modulator. In the transmitter model discussed in Section 2.2, Nyquist filters were used in order to eliminate Intersymbol Interference (ISI) and maximize the Signal-to-Noise Ratio (SNR). Butterworth filters, which are contained on the Spectrum DSP cards, were used in the prototype implementation. As a consequence of not using Nyquist filters, the received noise power will be greater in the Butterworth filter case.

Section 2.4 RF Modulator/Demodulator and Channel

A detailed block diagram of the hardware implemented RF modulator/demodulator is shown in Figure 2.4 and presented in [7]. The modulator and demodulator are designed to operate at the relatively low carrier frequency of 1.5 MHz. The carrier frequency enters the modulator to be divided into its I and Q components by a 90° splitter. The carrier's I and Q components are then mixed with the I and Q baseband signals and summed by a signal combiner. The resulting RF modulated carrier is amplified and passed to the channel module, which allows fading to be simulated by the use of the Digital Fading Simulator presented in [8]. White Gaussain noise is also added to the channel from a White Noise Generator whose band coverage is 6 kHz to 25 MHz. The modulated carrier and white noise is filtered by a Band Pass Filter (BPF), which has a 3 dB bandwidth of 200 kHz centered at the carrier frequency of 1.5 MHz. The bandwidth of the BPF

is much greater than that of the Low Pass Filters (LPF) at the demodulator and is used to minimize noise.

The demodulator takes the received RF modulated carrier and splits it into its I and Q components, which are then coherently mixed down to the baseband signals. The baseband I and Q signals are passed through Low Pass Filters (LPF) and fed to the DSP card for Differential Baseband Detection.




Figure 2.4 Modulator, Demodulator, and Channel simulator.

Note the symbol synchronization pulse is directly connected from the transmitter DSP card to the receiver DSP card. In practice a local oscillator, closely tuned to the symbol rate of the I and Q channels, would trigger the receiver. This procedure was investigated, but it resulted in a synchronization problem. It was observed that approximately 150–200 symbols were correctly received, immediately followed by 50–100 incorrect symbols and then the cycle begins again. The local oscillator drifted in and out of synchronization with the I and Q channels' symbol rate. In order to obtain optimum synchronization, a Phase Locked Loop (PLL) circuit was employed. The PLL worked and the results were encouraging but required further research. Since the investigation of symbol synchronization effects is beyond the scope of this thesis, we opted to use the transmitter DSP card to trigger the receiver.

Section 2.5 DSP Implemented Baseband Differential Detector

The block diagram of the Differential Detector is shown in Figure 2.5 [6]. Once




Figure 2.5 DSP Baseband Differential Detector Block Diagram

the RF modulated carrier is converted into its I and Q baseband signals $\dot{u}(t)$ and $\dot{v}(t)$, it is ready to be processed by the DSP Differential Detector. The DSP card drives each baseband signal through a Butterworth filter, a Sample and Hold circuit, and an Analog

Section 4 16

to Digital Converter (ADC). It is the digital output of the ADC that the TMS320C30 addresses in order to obtain a real floating point representation of the amplitudes u_k and v_k of the received baseband signals. The DSP detector samples each symbol and uses equations 2.6(a) and 2.6(b) in order to transform the DQPSK real data u_k and v_k to QPSK real data v_k and v_k [6].

$$w_k = \dot{u}_{k-1}\dot{u}_k + \dot{v}_{k-1}\dot{v}_k = \cos(\theta_k - \theta_{k-1})$$
 (2.6a)

$$z_k = \dot{u}_{k-1}\dot{v}_k - \dot{v}_{k-1}\dot{u}_k = \sin(\theta_k - \theta_{k-1}). \tag{2.6b}$$

This transformation of $\pi/4$ -shift DQPSK data to QPSK data makes each symbol no longer dependent on the previous symbol for decoding purposes. Note that w_k and z_k are equivalent to $\sin{(\theta_k - \theta_{k-1})}$ and $\cos{(\theta_k - \theta_{k-1})}$, where $\theta_k - \theta_{k-1}$ is the phase shift. It follows that, since the phase shift can only be $k\pi/4$, where $k = \pm 1$ or ± 3 , w_k and z_k will be approximately $\pm \frac{\sqrt{2}}{2}$. The real floating point values obtained for w_k and z_k may be fed into a soft decision Viterbi decoder or can be hard decoded according to the following decision rules:

$$S_I=1$$
 if $w_k>0$ $S_I=0$ if $w_k<0$
$$S_Q=1 \text{ if } z_k>0 \qquad S_Q=0 \text{ if } z_k<0 , \qquad (2.7)$$

where S_I and S_Q are the least and most significant bit of the symbol respectively. Note the prototype system utilizes the same carrier frequency for both the modulator and demodulator. In practice a local oscillator tuned to the same frequency as the transmitter is used to demodulate the received carrier. This local oscillator will have a constant phase difference but it has been shown that the phase error is cancelled through differential detection [6].

Section 5 17

Section 2.6 Theoretical Analysis and Prototype Performance

The probability of a binary digit error for four-phase DPSK with Gray coding in an AWGN channel is given by [9] as

$$P_{4b}(e) = e^{\frac{-2E_b}{N_o}} \left\{ \sum_{k=0}^{\infty} \left(\sqrt{2} - 1 \right)^k I_k \left(\frac{\sqrt{2}E_b}{N_o} \right) - \frac{1}{2} I_0 \left(\frac{\sqrt{2}E_b}{N_o} \right) \right\}, \tag{2.8}$$

where I_k is the kth order modified Bessel function of the first kind. The Bit Error Rate (BER) curve based on Equation 2.8 is plotted in Figure 2.6.

Figure 2.6 also shows two experimentally measured curves of the prototype modulation scheme in an Additive White Gaussian Noise (AWGN) channel. The curve labelled as "Uncoded BER with Butterworth Filtering" is the actual performance of the prototype implemented. There is a considerable degradation of 6 dB as compared to the theoretical ideal curve. This degradation is primarily due to the substitution of the required Nyquist filters with 4th order Butterworth filters. The required Nyquist filters were unavailable and the Butterworth filters are contained on the DSP cards. The effect of the Butterworth filter is to allow more noise to pass through to the receiver and cause ISI in comparison to the Nyquist case. As a result, the prototype will have worse performance since the SNR after the receiver filter will be less than the E_s/N_0 which would exist when employing a square root Nyquist filter. Through the use of a computer simulation, which used the Butterworth and Nyquist filters' bandwidths as parameters, it was found that the difference between the Butterworth and Nyquist case is approximately 5 dB. The curve labelled as "Uncoded BER with Nyquist correction" is a result of this correction factor. Note that this is an approximation, the true Nyquist correction factor must also account for the added ISI caused by the Butterworth filter. The prototype's corrected performance

Section 6 18

is relatively close to the theoretically expected performance with a maximum degradation of 1 dB. This deviation is attributed to the following factors.

- The non-ideal signal space at the demodulator output, due to the imperfect RF components.
- The imperfect timing of the software controlled symbol synchronization signal.
- The ISI caused by the Butterworth filters.




Figure 2.6 BER Performance in AWGN.

For convenience, all subsequent performance curves of the implemented system will be adjusted by this "Nyquist correction factor". This also holds for the coded case, since

Section 6 19

the performance is plotted against the SNR level. The SNR level that would exist with the Nyquist case is just a simple adjustment as above.

Figure 2.7 presents the measured BER performance of the modulation system in a combined AWGN and Rayleigh fading environment with B_DT equal to 0.0043, 0.0022, and 0.00084. The B_DT products correspond to a $\pi/4$ shift DQPSK system operating with a carrier frequency of 900MHz, a baud rate of 19.2kBaud/s, and vehicle velocities of 100, 50, and 20km/hr respectively. Also shown in the graph, is the theoretical BER results for a static multipath fading channel. Static refers to the channel having a constant phase modulation (i.e., the receiver or vehicle is at rest). The experimental results are for vehicles in motion and therefore, are expected to be worse than the theoretical curve for a vehicle at rest. It is evident that the theoretical and experimental results are in close agreement until a residual error floor is established by the experimental curves. This error floor is a result of the random phase modulation caused by the doppler spread obtained from the vehicle being in motion. An increase in the doppler spread results in an increase in the level of the error floor. The experimental results are less than an order of magnitude higher than the computer simulated results of Feher [10] and Bouras [7]. This deviation is due to the imperfections in the modulation scheme and the hardware Rayleigh simulator, as well as the Receiver DSP Card clipping the input voltage waveforms of the I and Q channels to ±3 volts even though the amplitude periodically fluctuates beyond these limits.

Section 6 20




Figure 2.7 BER Performance of $\pi/4$ -shift DQPSK in a Rayleigh Fading Channel for Various B_DT .

Section 2.7 Conclusions

The operation of the prototype $\pi/4$ shift DQPSK system was verified through experimental measurements. The BER performance data obtained for the AWGN channel and the combined AWGN and Rayleigh Fading Channel were in very good agreement with the expected theoretical results illustrating the proper operation of the prototype modulation scheme.

Section 7 21

Chapter 3 Application of Complementary Punctured Convolutional Codes to a SW Type II ARQ Scheme

Section 3.1 Introduction

Recently, Kallel has introduced a new class of punctured convolutional codes which are complementary [11]. In this Chapter we will briefly review Complementary Punctured Convolutional (CPC) Codes and their structure. Section 3 will present the generalized CPC SW Type II Hybrid ARQ algorithm, and Section 4 will discuss its specific implementation using DSP cards housed in an IBM PC. The performance of the implemented prototype will be compared to numerical and computer simulated models in Section 5.

Section 3.2 Review of Complementary Punctured Convolutional Codes (CPC)

In general, a high rate (b/N) punctured convolutional code can be constructed from a rate $1/N_0$ mother code by periodically and selectively deleting (bN_0-N) code bits according to a specific perforation pattern [12]. The function of deleting code bits is usually performed by the use of a perforation matrix which consists of b columns and N_0 rows for a rate of b/N punctured code. Each column is associated with one encoding cycle, and each row is associated with each coded bit stream from the N_0 modulo-2 adders of the $1/N_0$ encoder. The perforation matrix consists of ones and zeros which corresponds to transmitting and not transmitting code bits. An example, of a rate 3/4 punctured convolutional code of period 3 obtained from a rate 1/2 code is given by

$$P_1 = \begin{bmatrix} 1 & 0 & 1 \\ 1 & 1 & 0 \end{bmatrix}. \tag{3.1}$$

An equivalent punctured code can be obtained by likewise cyclically shifting the N_0 rows. At the most, this will yield b distinct codes which have the same distance properties and error performance capabilities [13]. As a result, P_2 , which is given by

$$P_2 = \begin{bmatrix} 0 & 1 & 1 \\ 1 & 0 & 1 \end{bmatrix}, \tag{3.2}$$

and P_1 are equivalent perforation matrices.

3.2.1 CPC Codes

Allow P_i , i=1,2,...,p, to denote the perforation matrices of p equivalent CPC codes of rate b/N obtained from a rate $1/N_0$ mother code, where $p=\left\lceil \frac{bN_o}{N}\right\rceil$. The result of perforation matrix P_i is code CPC_i. Define the matrix P_{TOTAL} as

$$P_{TOTAL} = \sum_{i=1}^{p} P_i . (3.3)$$

The p equivalent codes CPC_i , i=1,2,...,p, are said to be *Complementary* if every element of P_{TOTAL} is greater than or equal to one. Note that for convenience the p equivalent codes were denoted as CPC_i , but if they do not met the above restriction associated with P_{TOTAL} , they should not be referred to as CPC_i . The rate of P_{TOTAL} is given by b/(pN) which results in two possible cases. If $N = N_0$, we have p = b and the rate of P_{TOTAL} will be $b/(bN) = 1/N_0$, which is the original mother code. On the other hand, if $N > N_0$ and p < b matrices are chosen to satisfy Equation 3.3, then some elements of P_{TOTAL} will be greater than one and the combined rate is b/(pN). As an example, the two previous matrices P_1 and P_2 of rate 3/4 are combined to form P_{TOTAL} and yield a resulting code rate of 3/8.

$$P_{TOTAL} = \begin{bmatrix} 1 & 1 & 2 \\ 2 & 1 & 1 \end{bmatrix}. {3.4}$$

Section 2 23

Section 3.3 Generalized CPC SW Type II Hybrid ARQ Algorithm

Allow P_i , i=1, 2, ..., p, to denote the perforation matrices of p CPC codes of rate b/N obtained from a rate $1/N_0$ mother code, as discussed above. The result of perforation matrix P_i is code CPC_i.

The scheme begins by appending n_{dp} detection parity bits and m tail bits, corresponding to the encoder's memory, to each k-bit data packet. The resulting sequence is encoded by the rate I/N_0 mother code and then punctured and transmitted according to the following algorithm [11].

- 1. Level 1: Puncture the sequence with P_I , resulting in packet A of code CPC_I which is transmitted. The receiver decodes packet A using a rate I/N_0 Viterbi decoder and perforation matrix P_I . The error detection decoder checks the decoded sequence consisting of data bits and parity bits. If the sequence is declared error free, transmission of A is complete. Otherwise, the received sequence is stored for future decoding attempts and the algorithm moves up to the next level.
- 2. Level i, 1 < i < p: Transmit packet **A** of code CPC_i resulting from P_i. Initially, use Viterbi decoding with perforation matrix P_i. If the decoded sequence is declared error free, transmission of A is complete. Otherwise, reapply Viterbi decoding but on the combination of all i sequences, previously stored up to this level, and using perforation matrix $P_{TOTAL}=P_1+P_2+...+P_i$. If the resulting sequence is declared error free, transmission of **A** is complete. Otherwise, the current sequence is stored and the algorithm moves to the next level.
- 3. Level p: Send packet A of code CPC_p . As above, initially decode using only the received sequence. If unsuccessful, decode using all p sequences. If the resulting

sequence is still in error, discard the received sequence of code CPC_I and the algorithm moves to the next level.

4. Level (p+j), j=1,2,...: Send Packet A of code CPC_i . Decode using the received sequence in conjunction with perforation matrix P_i . If unsuccessful, decode using all p sequences. In the event that decoding is still unsuccessful, discard received sequence at level j+1 and the algorithm moves to the next level.

It should be pointed out, that the above encoding and transmitting strategy did not discuss the implications of appending a flag and a header to packet A. In the event that a flag is not found in the implemented prototype, the receiver will time out, and the algorithm will reinitialize at the current level. In practice it is the transmitter which times out if it receives no response from the receiver. If a header failure is detected, the current packet is discarded and the algorithm also reinitializes at the current level. Since the transmitter and receiver DSP cards are contained in the same PC they are initialized and synchronized by the Host ARQ protocol.

Section 3.4 DSP Implementation of a CPC SW Type II ARQ Scheme

The Stop and Wait Type II Hybrid ARQ Protocol is written in Borland C++ and resident on the host PC. The protocol behaves as discussed above with p=2 CPC codes of rate 3/4 from a rate 1/2 mother code. The two perforation matrices used by the DSP transmitter card for encoding the data packet are given by

$$P_1 = \begin{bmatrix} 1 & 0 & 1 \\ 1 & 1 & 0 \end{bmatrix} \qquad P_2 = \begin{bmatrix} 0 & 1 & 1 \\ 1 & 0 & 1 \end{bmatrix} . \tag{3.5}$$

Figure 3.1 shows the physical block diagram of the prototype communication system. The protocol constructs the header and random data packet, places them in the Dual Access

Section 4 25

Memory (DAM), and strobes the DSP transmitter card to send and the DSP receiver card to listen. The DSP transmitter card retrieves the header and data packets and encodes them according to the information placed in the header. Once the frame is constructed, it is transmitted through the channel to the DSP receiver card, which is contained in the same PC. The DSP receiver card processes the received frame and either places an acknowledgment (ACK) or negative acknowledgment (NACK) in the DAM and strobes the protocol. Once the protocol fetches the DSP receiver's reply, two events may occur. If an ACK was sent, the protocol will construct a new header and a new random data packet to place in the DAM. If a NACK was sent, the protocol will keep the data packet but construct a new header which indicates the new P_i to be used for encoding the data packet. Note that if a frame is lost, the DSP receiver is equipped with a time-out feature which will result in a NACK.




Figure 3.1 Block Diagram of Prototype SW Type II ARQ Scheme.

It is during the construction of the header, that the protocol decides which perforation matrix P_1 or P_2 to use for encoding the data packet based on the receiver's reply. Along with the NACK, the receiver sends the motive which may be either a *Header CRC Failure* or a *Data CRC Failure*. In the event of a header failure or lost frame (time-out), the protocol will not switch perforation matrices. In the event of a data failure, the protocol

Section 4 26

alternates between P_1 or P_2 . The result of this algorithm is to maximize throughput. This algorithm ensures that if a corrupted data sequence of code CPC_1 is received, the next data sequence received can only be encoded by P_2 and be of code CPC_2 . If the data sequence of code CPC_2 is unsuccessfully decoded, it may be combined with the data sequence of code CPC_1 for subsequent decoding. The modulation scheme used by the SW Type II ARQ Protocol for transmission, is the $\pi/4$ Shift DQPSK discussed in detail in Chapter 2.

The following assumptions or simplifications are incorporated in the implemented prototype which consists of the DSP transmitter and receiver cards in the same Host PC under the control of the SW ARQ protocol.

- As a consequence of the transmitter and receiver DSP cards being in the same Host PC, they are initialized and synchronized by the ARQ Protocol running on the Host PC. In practice, there is an initialization and synchronization process to be executed by the independent transmitter and receiver.
- In practice a noisy return channel is used to send the receiver's reply. In the prototype, the receiver's reply is passed internally through the PC via the DAM. This is a noise free return channel.
- As a result of the ARQ protocol controlling both the transmitter and receiver, it is the receiver which times out if a flag is not found. Again, in practice it is the transmitter that times out if it does not get a response from the receiver.
- Symbol Synchronization is accomplished by hard wiring the transmitter and receiver.
 The actual symbol timing signal is software generated and is not ideal. A practical system would have the receiver utilize a Phase Locked Loop or some other synchro-

nization circuit to obtain symbol synchronization with no link to the transmitter.

These simplifications do not compromise the accuracy of the experimental results. The prototype is used to evaluate various FEC strategies which are unaffected by the above simplifications.

3.4.1 Frame Structure

The detailed structure of the frame used for transmission in the prototype system is illustrated in Figure 3.2. Excluding the preamble and flag, the maximum length the encoded frame may attain is 1024 bits. The frame begins with an 8 bit Symbol Sync Preamble. Since a Stop and Wait scheme is implemented, the channel will always be idle before a transmission and the preamble allows the receiver to realize symbol synchronization and stabilize before the remaining portion of the frame arrives. Immediately following the preamble is the Flag or Frame Sync, whose purpose is to present the receiver with a unique bit pattern so that the receiver may synchronize itself with the data stream's frame structure. The receiver is continuously hunting for the flag pattern and the actual procedure and choice of flag is investigated in the next section.




Figure 3.2 Detailed Structure of Frame.

Control information is contained in the 64 bit header, which includes a 16 bit Frame Check Sequence (FCS) and a 5 bit tail for decoding. The header's address field is used to identify the station that is to receive the frame. The next two fields, N_s and N_r are sequence numbers used to number the frames. The sequence numbers are not required for the operation of the prototype but has been included for future upgrading to a Selective Repeat scheme. The next field contains the length of the data packet following the header. The following field consists of two bits which indicate the perforation matrix P_i used in the puncturing operation during the encoding of the data. Reserved is the next field which consists of 9 bits and is not used by the current version of the protocol. The remaining 16 bits represent the FCS which is a result of the generator polynomial CRC-CITT defined as $G_{16}(x) = x^{16} + x^{12} + x^5 + 1$.

The information or data bits are contained in the data packet of the frame. This consists of a maximum of 896 CPC encoded bits. As a result of using a perforation matrix which yields a rate of 3/4, the maximum number of information bits which the data packet can contain is $\frac{3}{4}(896) - 32 - 5 = 635$ bits. The length of the entire frame consisting of preamble, flag, header, and data packet is 1056 bits. The generator polynomial used for the FCS is the CRC32 given as $G_{32}(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^{11} + 1$.

3.4.2 Frame Synchronization

The 24 bit flag, denoted in hexadecimal as 2941B3, is used by the receiver to synchronize itself with the data stream's frame structure. A good flag sequence has the property that the absolute value of its *correlation sidelobes* is small. A correlation sidelobe is the value obtained by correlating a flag sequence with a time-shifted version

of itself. Therefore, a correlation sidelobe value, C_k , for a k-symbol shift of a N bit flag sequence $\{F_i\}$, is given by

$$C_k = \sum_{j=1}^{N-k} F_j F_{j+k} , \qquad (3.6)$$

where F_i ($1 \le i \le N$) is an individual bit taking values of ± 1 , and the adjacent bits (associated with index values i > N) are assumed to be 0 [14]. The actual flag was found through the use of computer simulations.

Figure 3.3 shows the correlation sidelobes of the flag used in the prototype. The sidelobes are very low when compared to the main lobe of C_0 , which yields a value of 24. This sidelobe profile ensures a very high probability that the receiver will find the exact starting point of the flag rather than a bit shifted version of it.




Figure 3.3 Correlation Sidelobes of Flag used in Prototype.

The following procedure is followed to allow the receiver to locate the flag. The receiver correlates the known flag pattern to the incoming data. If the incoming data does not contain a flag, the correlation value will be low. On the other hand, when a flag is

encountered the correlation value will be very high. The correlation value, C, for a 24 bit flag pattern $\{F_j\}$ and a 24 bit data sequence $\{D_j\}$ is given by

$$C = \sum_{j=1}^{24} F_j D_j \quad , \tag{3.7}$$

where F_j and D_j take on values of +1 or -1 representing bits 1 and 0 respectively. The maximum value of C is 24 which indicates a flag with 0 bit errors has been located. The prototype compares C to a user set *threshold* value which limits the number of bit errors which will be accepted in the flag and still ensure frame synchronization (i.e., a *threshold* value of 16 indicates that 20 bits of the data sequence match the flag pattern).

The optimum *threshold* value was found through experimentation. For each SNR tested, a 1000 uncoded frames were sent to the receiver whose correlation *threshold* value was altered over the range of 10 to 24. Referring to Figure 3.3, it is seen that the highest sidelobe has a value of 5. A starting point for the *threshold* value is to take twice the highest sidelobe value which is 10. Figure 3.4(a) illustrates that the probability of a bit error is relatively equal for *threshold* values of 24 to 10. However, lowering the *threshold* value below 10 results in the prototype operating very slowly because it must process a large number of false flags. The lower the *threshold* value, the larger the amount of false flags that the prototype must process. Figure 3.4(b) shows the percentage of flags successfully found given the different *threshold* values. It is seen that the lower the *threshold* value, the greater the success of finding the flags. Another observation is that decreasing the *threshold* value below 12 has a marginal affect on the flag success rate. A balance must be found in which a threshold value that gives a good flag success rate does not burden the prototype with false flags. The two curves representing *threshold* values of 10 and 12 give the best success rates and are relatively equal. It is obvious from

the two graphs that a *threshold* value of 10 or 12 is optimum. These values yield the best flag success rate with the least amount of false flags to be processed by the prototype.




Figure 3.4 (a) and (b) Effects of Changing Threshold value used for Flag Correlation

By comparing the correlation value, *C*, to a *threshold* value, a certain number of false flags will be located. The prototype receiver implemented is "smart" enough to eliminate the majority of false flags. When a flag is located, the header is immediately decoded and two events may occur.

- If the header fails the CRC check, the next subsequent flag is located and the new header is decoded. If the CRC check fails again, the process repeats itself until the header CRC is passed.
- 2. If the header passes the CRC check, the length of the frame is obtained and all the false flag occurrences falling within the range of the frame are ignored.

By using this simple procedure a very large majority of the false flags are ignored.

3.4.3 Encoder/Transmitter DSP Card

The Encoder/Transmitter DSP Card contains the following C software modules:

- **CRC Encoder** is responsible for calculating the Frame Check Sequence (FCS) bits and is able to use generator polynomials up to 32 bits.
- Rate 1/2 Convolutional Encoder outputs two data streams representing the two modulo-2 adders of the encoder. A simple module named Combine is required to interleave the two outputs of the adders. The two generator polynomials are $G_1(x) = x^4 + x^3 + 1$ and $G_2(x) = x^4 + x^2 + x^1 + 1$ and are user configurable.
- **Puncture Module** individually punctures the two data stream outputs of the rate 1/2 convolutional encoder. The module punctures according to the perforation matrix P_i which is chosen by the host SW ARQ protocol. **Combine** is required in order to interleave the two punctured outputs of the encoder adders.

- **Block Interleaver** accepts the coded symbols in 128, 256, or 512 bit blocks. The interleaver may be visualized as a rectangular array of *I* rows and *n* columns. The encoded symbols are read into the array by rows and read out by columns. The vertical dimension of the array, *I*, is called the interleaving degree and is user configurable by selecting values of 4, 8, and 16. The prototypes tested used an interleaving degree of 16.
- Queueing Module manages an 8 slot queue and is responsible for beginning and terminating the operations of the $\pi/4$ shift DQPSK baseband generator.

It is the main program written in DSP Assembly language which utilizes the above software modules and provides the encoding and transmitting services required by the host protocol. Figure 3.5 is a detailed description of the self explanatory procedure followed by the main program to encode and construct a frame. The two final operations not shown would be to interleave the frame and place it in the queue for transmission. The header and data are fetched from the Dual Access Memory.





Figure 3.5 Frame Encoding and Construction Algorithm of DSP Transmitter Card.

3.4.4 Receiver/Decoder DSP Card

The Receiver/Decoder DSP card contains the following DSP Assembly software modules:

- **Flag Correlator** is used to locate the occurrence of a flag in a data stream according to a user set threshold value. Section 3.4.2 gives a detailed explanation of this software module.
- Transform is responsible for transforming the soft $\pi/4$ shift DQPSK data to soft QPSK data and as a result eliminate the dependency between neighboring symbols. Section 2.5 discusses this transformation and its results.
- Soft Data Deinterleaver is required to deinterleave the soft QPSK data. This module
 operates on soft data as compared to its inverse module Block Interleaver which
 operates on hard data.
- **CRC Encoder** is the same module used by the transmitter DSP card. The difference is that the calculated Frame Check Sequence (FCS) is compared to the received FCS in the decoding mode.
- Data Sequence Combiner is responsible for combining soft data sequences of different codes, such as CPC₁ or CPC₂, to form a more powerful code for error correction purposes.
- Rate 1/2 Soft Decision Viterbi Decoder is utilized to decode the header and data according to the perforation matrix used in the encoding process.
- In the CPC SW Type II ARQ scheme with *code combining*, an additional module called **Code Combining**, which optimally combines data sequences of equal codes such as CPC₁, is required.

Figure 3.6 is a detailed flow chart of the Receiver/Decoder DSP algorithm. The algorithm is a direct result of the general scheme presented in Section 3.3 with p=2 CPC codes of CPC₁ and CPC₂. As shown in Figure 3.6, the replacement of a module is necessary in order to incorporate *code combining*. Rather than simply save the most current corrupted data sequence of code CPC₁ or CPC₂, the module combines the current sequence with all previous corrupted sequences of the same code for further subsequent decoding.



Viterbi Decoder A 16 state rate 1/2 soft decision maximum likelihood Viterbi Decoder is the heart of the receiver. It is entirely written in DSP Assembly Language for speed and efficiency. The soft decision decoding scheme makes use of past information bit history and a metric function to decode the incoming data. It follows, that the performance of the Viterbi decoder is primarily influenced by the choice of path history length and the metric function. It is common practice to select a path history length equivalent to four or five times the constraint length of the encoder which results in negligible degradation from the optimum decoder performance [14]. In the case of the prototype, the constraint length is 5 and the path history length utilized is 32 information bits. The Viterbi decoder operates on soft QPSK data which is the product of the transformation of soft $\pi/4$ shift DQPSK data. The metric chosen is the Euclidean distance based on the signal constellation of the QPSK signals. The Euclidean distance is defined as

$$D = \sqrt{(X_C - X_R)^2 + (Y_C - Y_R)^2},$$
(3.8)

where X_C and Y_C are the coordinates of the signal on the constellation for QPSK and X_R and Y_R are the coordinates of the received data. Calculating the metric as defined in equation 3.8 is a very tedious and time consuming operation. The square root operation is not performed, and although it is not a linear function, distance values without the square root operation work well because the relationship between x and \sqrt{x} is one-to-one and monotonic. To further simplify 3.8, one may expand the brackets and discard the squared terms to yield

$$D = X_C X_R + Y_C Y_R. (3.9)$$

There is a considerable amount of time saved in calculating 3.9 as opposed to 3.8.

Once the Viterbi decoder is initialized, it will keep track of 16 surviving paths through the trellis. As depicted in Figure 3.7, at each new decoding instant, each survivor leads to two new states or paths, thereby yielding a total of 32 new paths. The decoder calculates the branch metrics β and γ , related to the two new states, and then adds them to the accumulated metric α resulting in new accumulated metrics of $\alpha+\beta$ and $\alpha+\gamma$. The smallest new accumulated metric will be chosen as the new surviving path.




Figure 3.7 Choosing a Path Survivor.

In practice, it is not possible to continue to accumulate the metric distances without encountering an overflow problem. Therefore, a weighted accumulation method is used to determine the accumulated metric and is given as

$$D_{new} = \beta D_{old} + (1 - \beta) D_{branch}, \tag{3.10}$$

where $0 << \beta <1$ denotes the weighting factor, D_{branch} is the branch metric, and D_{new} and D_{old} are the new and old accumulated distances respectively. This ensures that the new accumulated metric is bound. The value of β is a performance parameter which is chosen to be 0.98 in the implemented Viterbi decoder.

Numerical Analysis Given the free distance d_{free} and the distance spectra a_d and c_d , where a_d is the number of incorrect paths of Hamming weight d that diverge from the correct path and remerge with it sometime later, and c_d denotes the total number of bit errors in all the paths having Hamming weight d, the probability of a bit error for Viterbi decoding is upper bounded [15] by

$$P(B) \le \sum_{d=d_{free}}^{\infty} c_d P_d. \tag{3.11}$$

 P_d is the probability that a wrong path at distance d is selected and depends only on the channel and modulation scheme used [9].

For an AWGN channel and $\pi/4$ shift DQPSK, P_d may be obtained as follows. The probability of a binary digit error for four-phase signalling over L statistically independent AWGN channels is given by [16] as

$$P_{4b}(e) = e^{\frac{-2E_{b}L}{N_{o}}} \left\{ \sum_{k=0}^{\infty} \left(\sqrt{2} - 1\right)^{k} I_{k}\left(\frac{\sqrt{2}E_{b}L}{N_{o}}\right) - \frac{1}{2}I_{0}\left(\frac{\sqrt{2}E_{b}L}{N_{o}}\right) + \sum_{n=1}^{L-1} C_{n}\left[\left(\sqrt{2} + 1\right)^{n} - \left(\sqrt{2} - 1\right)^{n}\right] I_{n}\left(\frac{\sqrt{2}E_{b}L}{N_{o}}\right) \right\}$$
(3.12)

where
$$C_n = \frac{1}{2^{2L-1}} \sum_{k=0}^{\infty} {2L-1 \choose k}$$
.

 P_d is the probability that a wrong path at distance d is selected and may be obtained from Equation 3.12 by substituting d for L. Using 3.11 and 3.12 with the substitution, an upper bound for the performance of the rate 1/2 Viterbi decoder was calculated. Figure

3.8 depicts the resulting upper bound using a rate 1/2 code with weight spectrum given by Table 3.

| Rate | Generator Polynomials | d_{free} | $(a_{dfree+j}, j=0, 1,4)$ $\{c_{dfree+j}, j=0, 1,4\}$ |
|------|-----------------------|------------|--|
| 1/2 | 23, 35 | 7 | (2, 3, 4, 16, 37) {4, 12, 20, 72, 225} |

Table 3 Distance Spectrum of Code with Rate 1/2.

Computer Simulation A C computer simulation was used to verify the prototype Viterbi decoder's performance. The computer model simulates the prototype which uses a $\pi/4$ shift DQPSK modulation system with the receiver transforming the soft DQPSK data to soft QPSK data for decoding purposes. Figure 3.8 shows the BER curve resulting from the computer simulation. As a result of transmitting 10^6 bits for each SNR level tested, the BER curve is accurate for points above 10^{-5} . The simulation BER curve is below the upper bound curve for all accurate SNR levels tested.

Viterbi Decoder Performance Figure 3.8 illustrates the probability of a bit error for the Viterbi decoder implemented. For each SNR level tested, the Viterbi decoder processed 10⁷ bits. As is evident, the prototype curve is slightly worse than the simulation curve but close to the upper bound curve. This is expected since the simulation cannot take into account implementation losses. The small deviation between the simulated and prototype curves is due to the imperfect modulation system and synchronization timing. The rate




Figure 3.8 Rate 1/2 Soft Decision Viterbi Decoder Performance.

1/2 soft decision Viterbi decoder implemented operates as expected and its performance is verified by the computer simulation and upper bound curves.

Section 3.5 Prototype Performance

In this section the throughput performance of the prototype CPC SW Type II ARQ system in AWGN is compared to the ideal numerical results. The prototype's throughput performance in a Rayleigh fading channel is also presented and discussed.

3.5.1 Throughput Analysis

The throughput η is defined as the average number of accepted information bits per transmitted channel symbol and has a maximum possible value of 2 for DQPSK modulation. In general, η may be defined as R/\bar{N} , where R is the code rate and \bar{N} is the average number of packets transmitted per correctly decoded packet. If the error detection parity bits along with the overhead of the header and flag are taken into account, the resulting throughput is

$$\eta = \frac{R}{\bar{N}} L_{ED} L_{OH} , \qquad (3.13)$$

where
$$L_{ED} = \frac{k}{k + n_{dp} + m}$$
,

and
$$L_{OH} = \frac{(k + n_{dp} + m)\frac{1}{R}}{\frac{1}{R}(k + n_{dp} + m) + h + f}.$$

The factor L_{ED} is the loss in throughput due to the addition of parity bits n_{dp} and the tail of m known bits. The factor L_{OH} is the loss in throughput as a result of the overhead incurred by the frame for appending a rate 1/2 header, h, and a flag, f, to each block of k information bits. The average number of packets transmitted per correctly decoded packet, \bar{N} , for a CPC SW Type II ARQ scheme is given in [11] as

$$\bar{N} \le \left(1 + \sum_{i=1}^{p-1} Pr\{D_d(i)\}\right) \frac{1}{1 - Pr\{D_d(p)\}} , \qquad (3.14)$$

where $D_d(j)$ is the event {decoded sequence obtained by combining j equivalent codes, is detected in error}. As in [11], $Pr\{D_d(j)\}$, assuming the undetected error probability is negligeable, is bounded as

$$Pr\{D_d(j)\} \le 1 - (1 - P(E))^l$$
, (3.15)

where P(E) is the error event probability of Viterbi decoding with a code obtained by combining j equivalent CPC codes (i.e., $CPC_1+CPC_2+...+CPC_j$) and where l is the number of trellis level $(l=(k+n_{dp})/b)$.

P(E) is bounded as [15],

$$P(E) \le \sum_{d=d_{t_{ree}}}^{\infty} a_d^j P_d \quad , \tag{3.16}$$

where P_d is the probability that a wrong path at distance d is selected, and where d_{free}^j and a_d^j are the free distance and weight spectra of the code obtained by combining j equivalent CPC codes. P_d is dependent on the channel and modulation scheme employed [9].

Numerical Results Table 4 contains the distance spectra for the rate 3/4 punctured convolutional code used in the CPC SW Type II Scheme. P_d is given in Equation 3.12,

| Code | Perforation Matrix | d_{free} | $(a_{dfree+j}, j=0,15)$ |
|-------------------------------------|--|------------|----------------------------|
| CPC ₁ | $\begin{bmatrix} 1 & 0 & 1 \\ 1 & 1 & 0 \end{bmatrix}$ | 3 | (1, 2, 23, 124, 576, 2852) |
| CPC ₂ | $\begin{bmatrix} 1 & 1 & 0 \\ 0 & 1 & 1 \end{bmatrix}$ | 3 | (1, 2, 23, 124, 576, 2852) |
| CPC ₁ + CPC ₂ | $\begin{bmatrix} 2 & 1 & 1 \\ 1 & 2 & 1 \end{bmatrix}$ | 8 | (1, 4, 3, 11, 18, 38) |

Table 4 Distance Spectra of Rate 3/4 Punctured Convolutional Code of Memory m=4.

where d is substituted for L. Using the values in Table 4 and Equations 3.13, 3.14, 3.15,

and 3.16 a lower bound on the throughput for an AWGN channel with $\pi/4$ shift DQPSK modulation can be calculated. The resulting lower bound is plotted in Figure 3.9.

3.5.2 Experimental Throughput

The rate 3/4 CPC SW Type II ARQ scheme is tested over several SNR levels by executing the scheme until 1000 frames are successfully delivered. The resulting throughput is plotted in Figure 3.9 along with the previously calculated lower bound. Note that the throughput, which is the average number of information bits accepted per symbol, can be greater than one. This is a consequence of using $\pi/4$ shift DQPSK which has a maximum throughput of 2 information bits per accepted symbol. For medium to




Figure 3.9 Numerical and Experimental Throughputs.

high SNR levels, the experimental curve and the lower bound are in good agreement. This is expected, since the Viterbi BER curve plotted against its upper bound is also in good agreement. At low SNR levels, the prototype throughput has a maximum degradation of 1dB. The calculated lower bound does not take into account header failures or lost frames. Whereas when the prototype encounters a lost frame or header failure, the entire data packet is discarded and taken into consideration for the throughput calculation. If header failures and lost frames are accounted for, the throughput of the system in question will suffer a decrease. To further prove this point, Figure 3.9 also plots a curve labelled as "Adjusted Throughput for Header & Frame Loss". This curve is obtained by ignoring lost and header damaged frames in the prototype system. Recall, that the receiver is capable of transmitting a NACK which indicates whether the frame had a header failure or data failure. The transmitter keeps track of the type of NACKs, as well as the lost frames (time-outs). It is this information which is used to adjust the throughput for header failure and frame loss. It is clear that this adjusted curve is in good agreement with the lower bound with slight degradation at low SNR levels resulting from implementation losses which are critical at lower SNR levels. The scheme is able to correct a certain number of errors. At medium to high SNR levels, the scheme easily corrects the channel errors as well as the errors associated with the implementation losses. At low SNR levels, the number of channel errors in addition to the implementation loss errors places a load on the scheme and results in a negligeable degradation of 0.5dB (maximum) from the lower bound curve. The implementation losses are factors such as:

- imperfect symbol synchronization,
- non-ideal modulator and demodulator, and

ISI from the Butterworth filtering.

It is clearly evident that since the prototype rate 3/4 CPC SW Type II ARQ scheme is in very good agreement with the lower bound, it is correctly operating and behaves as expected.

3.5.3 Rayleigh Fading Channel

The throughput of the prototype rate 3/4 scheme was also investigated in the combined AWGN and Rayleigh fading channel environment. The measurements were obtained for three B_DT products of 0.0043, 0.0022, and 0.00084. These B_DT products correspond to a $\pi/4$ shift DQPSK system operating with a carrier frequency of 900MHz, a baud rate of 19.2kHz, and vehicle velocities of 100, 50, and 20km/hr respectively. The throughput curves are plotted in Figure 3.10.

For comparison purposes, a lower bound on the throughput for a combined AWGN and a static multipath fading channel is also plotted. The lower bound is calculated in the same fashion as before, by using Equations 3.13, 3.14, 3.15, and 3.16. The probability of a binary digit error for four-phase signalling over L statistically independent AWGN with static multipath fading is given by [16] as

$$P_{4b}(e) = \frac{1}{2} \left[1 - \frac{\mu}{\sqrt{2 - \mu^2}} \sum_{k=0}^{L-1} {2k \choose k} \left(\frac{1 - \mu^2}{4 - 2\mu^2} \right)^k \right],$$
where $\mu = \frac{\bar{\gamma_c}}{1 + \bar{\gamma_c}}$, (3.20)

and $\bar{\gamma_c}$ is the average received SNR.




Figure 3.10 Throughput of Prototype in a Rayleigh Fading Channel.

As before, P_d is obtained from equating 3.20 by substituting d for L. The resulting lower bound is for a static multipath fading channel. The term static refers to the phase modulation of the multipath channel being constant (i.e., the receiver or vehicle being at rest). It is obvious that the three throughput curves obtained for the various vehicle speeds should be worse than the lower bound since the vehicle is not at rest. When the vehicle is in movement, the Doppler spread causes random phase modulations which in turn is responsible for the existence of residual error floors in the bit error rate as discussed in Section 2.6. In effect, the lower bound may actually be viewed as an *upper bound* when it is being compared to the prototype throughput at various vehicle speeds.

Section 3.6 CPC SW Type II ARQ Scheme with Code Combining

The upgrading of the CPC SW Type II ARQ scheme to accommodate code combining is very simple. Only the receiver must be modified by the replacement of ten lines of DSP Assembly Language code. The new code or module ensures that the most currently received corrupted data sequence of code CPC₁ or CPC₂ will be combined with all previous corrupted copies of the same code (if the copies exist). The non-code combining scheme simply discards the previous copy of the corrupted data sequence once a new data sequence is received. It has been shown that code combining will increase the throughput of the scheme at low SNR levels [3].

Figure 3.11 illustrates the experimental results for the rate 3/4 CPC SW Type II ARQ scheme with and without code combining. As expected, the code combining case resulted in an increase in throughput to a maximum of 1dB. If the code combining curve is adjusted for header failure and lost frames, it is expected to perform better than the ideal Type II lower bound curve. Recall, that the Type II lower bound curve does not take into account lost or header damaged frames. Figure 3.11 also displays the "Adjusted Throughput for Header & Frame Loss with Code Combining", which as expected has a substantial performance gain in throughput in comparison to the ideal Type II lower bound. To further verify the code combining scheme, measurements counting the number of frames transmitted to successfully deliver each of the 1000 frames at a certain SNR level were accumulated. Figures 3.12(a) and 3.12(b) are histograms representing the accumulated data for the non–code combining and code combining cases at a SNR level of 3.32dB. In comparing the two histograms, it is evident that the code combining case requires fewer transmitted frames to successfully deliver a frame since it is constantly combining data

Section 6 50

sequences. This results in the number of transmitted frames being concentrated toward the lower end of the histogram, as opposed to the non-code combining case where the number of transmitted frames are spread out. These experimental results verify the correct operation of the code combining scheme.






Figure 3.11 Throughput of CPC SW Type II ARQ Scheme with and without Code Combining

Section 6 51



SNR = 3.32dB with No Code Combining



SNR = 3.32dB with Code Combining

Figure 3.12 Histograms for Rate 3/4 CPC SW Type II ARQ with and without Code Combining

Section 6 52

Section 3.7 Conclusions

A prototype rate 3/4 CPC SW Type II ARQ scheme of memory *m*=4 was implemented utilizing a host IBM PC, two TMS320C30 DSP cards, an existing RF modulator/demodulator, and an existing channel simulator. The rate 1/2 soft decision Viterbi Decoder was thoroughly tested in section 1 and behaved as expected according to both computer simulations and numerical results. The throughput of the prototype was experimentally measured for both an AWGN channel and a combined AWGN and Rayleigh Fading channel. The experimental results for the AWGN channel were in very good agreement with the numerical results. In the case of the combined AWGN and Rayleigh channel, the throughput curves were referenced to numerical results obtained for a static multipath fading channel. The experimental curves behaved as expected indicating proper operation of the prototype.

When code combining was added to the prototype, the throughput at lower SNR levels increased. There is no extra cost associated with upgrading the prototype to a code combining scheme. It only requires the replacement of ten lines of DSP Assembly Language code. The code combining prototype was also verified for proper operation by comparing the histograms at certain SNR levels which counted the number of transmissions required to successfully deliver a frame.

The comparison of the experimental data of the prototype's performance to the numerical results clearly validate the proper and correct operation of the implemented scheme.

Section 7 53

Chapter 4 An Adaptive SW Type II ARQ Scheme

Section 4.1 Introduction

The previous chapter illustrated how the CPC SW Type II ARQ scheme utilizing code combining achieved an increase in throughput at low SNR levels as compared to the same scheme without code combing. This chapter will focus on increasing throughput at all SNR levels by employing an adaptive coding rate to the CPC SW Type II ARQ scheme. The adaptive scheme uses Channel State Information (CSI) to decide which coding rate is the most appropriate to encode the data packet. Section 2 will present the algorithm used to adapt the coding rate to the AWGN or combined AWGN and Rayleigh channel. Section 3 will discuss the necessary software modifications to the existing DSP Assembly code and host IBM Protocol software. Section 4 will present the performance of the adaptive scheme for both the AWGN and combined AWGN and Rayleigh channel. Finally, all three implemented variations of the CPC SW Type II ARQ scheme will be compared and discussed.

Section 4.2 The Adaptive Coding Rate Algorithm

A very simple and effective algorithm is used to select the current coding rate of the adaptive prototype. The algorithm calculates the throughput of the most recent N frames transmitted. The throughput is a measure of the channel state condition for the time interval required to transmit N frames. Based on this throughput, the algorithm decides which of the available coding rates to use from a user defined table. A user defined

threshold diagram which utilizes three coding rates is illustrated in Figure 4.1 It follows




Figure 4.1 Threshold Regions Defining Coding Rates.

that the performance of the adaptive scheme is influenced by the selection of the value N and the threshold values. The smaller the value of N, the quicker the scheme adapts to the changing channel conditions. The threshold values are obtained from the throughput curves of the individual rates. In essence, one would superimpose the throughput curves and select threshold values to maximize the overall throughput of the scheme over all SNR values (i.e., select threshold values that will yield an overall maximum throughput equivalent to the maximum envelope of the individual throughputs).

The generalized adaptive coding rate algorithm is best described by the following procedure.

- 1. Level 0: Select the most powerful coding rate (Rate 1) and transmit using this rate for N frames. The algorithm moves up to the next level.
- 2. Level 1: Calculate the throughput of the last N frames transmitted. If the throughput is less than THRESHOLD VALUE 1, continue using Rate 1 to send the N frames and the algorithm remains at this level. Otherwise, if the throughput is greater than THRESHOLD VALUE 1, select Rate 2 to transmit the N frames and the algorithm moves up to the next level.

Section 2 55

3. Level i, i>1: Calculate the throughput for the most recent N frames transmitted. If the throughput is less than THRESHOLD VALUE i-1 select Rate i-1, transmit N frames, and move down to the next level. If the throughput is between THRESHOLD VALUE i-1 and THRESHOLD VALUE i, continue using Rate i, transmit N frames, and remain at this level. If the throughput is greater than THRESHOLD VALUE i, select Rate i+1, transmit N frames, and move up to the next level.

In the prototype, code rate synchronization is obtained by using two bits in the rate 1/2 header to indicate the coding rate of the data packet following.

Section 4.3 DSP Implementation of the Adaptive Scheme

The adaptive coding algorithm is contained in the SW ARQ protocol running on the host PC. The transmitter and receiver DSP boards require minor software modifications to be able to encode and decode any of the supported coding rates. The other necessary modification is to use 2 of the 9 bits, labelled as RESERVED in the header, to indicate which rate is currently being used to encode the data packet.

In the adaptive prototype scheme, N is chosen to be 5 and the coding rates used are 1/2, 3/4, and 1. The adaptive SW ARQ protocol can also be forced to transmit at one of the three code rates. Figure 4.2 depicts the experimental throughputs obtained for the three individual coding rates. Referencing Figure 4.2, *THRESHOLD VALUE 1* is selected to be 0.77 and *THRESHOLD VALUE 2* is 1.2. From the above algorithm, the rates of 1/2, 3/4, and 1 correspond to the code Rates of 1, 2, and 3 respectively. Notice by selecting *THRESHOLD VALUE 2* to be 1.2, there will be a region of the overall throughput which will be less than the maximum envelope of any of the three individual throughputs. Maximizing the throughput over all SNR levels is not always possible. The

Section 2 56




Figure 4.2 Experimental Throughputs of rate 1/2, 3/4, and 1.

specific SNR area is between 8dB and 10.5dB. If 1.2 is selected as a threshold value and the current rate is 3/4, once the throughput reaches 1.2 it switches to rate 1. This takes place at approximately 8dB where the throughput of a rate 3/4 system is 1.2 but the throughput of a rate 1 system is 0.85. As a result the adaptive scheme constantly switches between rate 1 and rate 3/4 within this region and maximum throughput is not obtained. The expected result is to obtain an average between the throughput curves of rate 3/4 and rate 1 in this region.

Section 4.4 Performance Evaluation

Recall that the goal of the Adaptive CPC SW Type II ARQ protocol is to increase

or equal the throughput at all SNR levels as compared to the rate 3/4 CPC SW Type II ARQ protocol. The prototype is tested over several SNR levels by executing the scheme until 1000 frames are successfully delivered. Figure 4.3 displays the resulting Adaptive CPC SW Type II ARQ throughput in an AWGN channel. As expected, the throughput has increased at all SNR levels excluding the area between 7dB and 10dB. The slight degradation in this area was predicted and is a factor of the selection of *THRESHOLD VALUE 2*. It is observed that the throughput curve has a stair case shape. This is due to rate 1/2 being utilized at low SNR levels, rate 3/4 at medium SNR levels, and rate 1 at high SNR levels. The results in Figure 4.3 clearly validates the operation of the adaptive scheme.




Figure 4.3 Adaptive CPC SW Type II ARQ Throughput.

Figure 4.4 displays the adaptive scheme's throughput for various values of N. N is a performance parameter which adjusts how quickly the scheme reacts to changes in the channel conditions. It is observed that changing the value of N between 5 and 15 (i.e., approximately 5000 to 15000 bits) has marginal effect on the performance of the scheme in an AWGN channel. This can be accounted to the fact that an AWGN channel's SNR level is constant for all practical purposes as compared to the instantaneous SNR level of the Rayleigh fading channel which fluctuates according to a rayleigh distribution. Changing the value of N for the combined AWGN and Rayleigh channel is expected to affect throughput performance.




Figure 4.4 Affect of varying N for the Adaptive Scheme's Throughput.

Figure 4.5 illustrates the Adaptive CPC SW Type II ARQ scheme in a combined AWGN and Rayleigh fading channel for a B_DT product of 0.00084. The value for N is 5 and the threshold values chosen are 0.76 and 1.19. The threshold values are slightly lower than those used in the AWGN channel as the fading channel is a very harsh environment and it is more difficult to reach and maintain the threshold values. For comparison purposes, the experimental throughput for the rate 3/4 CPC SW Type II ARQ is also plotted. As in the AWGN channel, the throughput is increased at lower SNR levels,




Figure 4.5 Adaptive CPC SW Type II ARQ in Rayleigh Channel.

degraded at medium SNR levels, and increased at high SNR levels. Again the stair case

shape is evident. As in the AWGN channel, it is a result of the rate 1/2 code being used at low SNR levels, rate 3/4 at medium SNR levels, and rate 1 at high SNR levels.

Figure 4.6 depicts the remaining B_DT product curves for the adaptive scheme. It is observed that the slower the vehicle speed (i.e., the smaller the B_DT product) the quicker the maximum throughput is reached at the higher SNR values. This is a very important observation which implies that the set of code rates used must be optimized to the set of B_DT products representing the average vehicle speeds and transmission rate used. The three B_DT products of 0.0043, 0.0022, and 0.00084 correspond to a $\pi/4$ shift DQPSK system operating with a carrier frequency of 900MHz, a baud rate of 19.2kHz, and vehicle velocities of 100, 50, and 20 km/hr respectively. It is observed that the code rates of 1/2, 3/4 and 1 results in a relatively good throughput for the 20km/hr case as compared to the non-adaptive scheme. The same cannot be said about the remaining two speeds of 100 and 50km/hr which will eventually reach the maximum throughput but at a higher SNR level. This implies that a different set of code rates is required to give better performance. The random phase modulation caused by the increase in vehicle speed cannot be overcome by the Rate 1 code (uncoded). It requires higher SNR values to successfully deliver the frame as opposed to the 20km/hr case. In other words, a more powerful code than Rate 1 but weaker than 3/4 is required.

Figure 4.7 shows the effect of varying the value of N which changes the amount of time it requires for the adaptive scheme to react to channel conditions. When larger values of N are chosen, which indicates the adaptive scheme will take longer before reacting to the channel conditions, the performance degrades. This is due to the time varying characteristic of the Rayleigh channel. By selecting a smaller value of N, the

scheme can quickly adapt and maximize its throughput as opposed to a larger value of N which makes the scheme more lethargic. In other words, the smaller the value of N, the more successfully the adaptive scheme can track the channel conditions.




Figure 4.6 Adaptive CPC SW Type II ARQ in a Rayleigh Channel for Various B_DT Products.




Figure 4.7 Effect of varying N for the Adaptive Scheme in a Fading channel.

Section 4.5 SW ARQ Scheme Comparisons

The three CPC SW Type II ARQ schemes implemented are listed below and ranked according to throughput performance.

- 1. Adaptive CPC SW Type II ARQ Scheme
- 2. Rate 3/4 CPC SW Type II ARQ Scheme with Code Combining
- 3. Rate 3/4 CPC SW Type II ARQ Scheme

Section 5 63

All three schemes are based on the CPC SW Type II ARQ protocol and utilize the identical general DSP software library. The performance of the rate 3/4 scheme was verified by the use of numerical results. The rate 3/4 code combining case resulted in an increase at low SNR levels. In code combining, repeated copies of the identical coded data sequences are optimally combined for subsequent decoding. This upgrade consisted of replacing 10 lines of DSP Assembly code. It does not require any additional memory because the receiver stores the combined data sequence and discards the most recent single copy (i.e. the most recent corrupted data sequence is combined with the previous copies of identical coded data sequences from a certain memory slot and then stored in that same memory slot). In order to obtain a greater increase in throughput over a larger region of SNR levels, the adaptive scheme was implemented. In comparison to the rate 3/4 scheme, the adaptive scheme's throughput increased for low and high SNR levels and decreased for medium SNR levels. As discussed above, the slight degradation (less than 1dB) in the medium range is the result of the threshold value and the shapes of the individual rate throughput curves. The compromise of a slight degradation is well worth the gain in performance at lower and higher SNR values. It was also observed that the adaptive scheme's performance varied as a result of the system's B_DT product which implies using a set of codes that are optimized for a set of B_DT products. The actual adaptive upgrade consisted of adding case statements in DSP Assembly code to account for the various code rates. The threshold values and selection of the coding rate was added to the Host PC protocol program. The only other modification was to utilize 2 of the 9 Reserved bits of the header to indicate the rate of the data packet.

Section 5 64

Section 4.6 Conclusions

An Adaptive rate CPC SW Type II ARQ scheme was implemented using the existing prototype of Chapter 3 with software modifications. The goal was to utilize the existing general software modules in order to minimize any cost associated with the upgrade. The Adaptive coding rate algorithm was presented and explained. The throughput of the adaptive prototype was experimentally measured for both an AWGN channel and combined AWGN and Rayleigh fading channel. In both channels, the experimental throughput showed a general increase in performance. More specifically, the adaptive scheme's throughput increased for low and high SNR levels and decreased for medium SNR levels in comparison to the rate 3/4 scheme. The compromise of a slight degradation is well worth the gain in performance at lower and higher SNR values. The effect of varying N, which controls the reaction time of the adaptive scheme, was also investigated. It was found that the value of N had marginal affect on the throughput in an AWGN channel. In a combined AWGN and Rayleigh fading channel, as N is decreased the throughput performance increases. The Rayleigh channel is time varying and the smaller the value of N, the more successfully the adaptive coding rate can track the channel conditions.

The experimental results indicate that the upgrade of the CPC SW Type II ARQ protocol to an adaptive scheme was successful.

Section 6 65

Chapter 5 Conclusions and Future Research

Section 5.1 Conclusions

This thesis investigated the design, implementation issues, and performance evaluation of various adaptive and non-adaptive FEC coding schemes of a Type II SW ARQ system. The research contributions can be summarized as follows:

- The Software design, implementation, and test of a Digital Signal Processing (DSP)
 Module Library for the Spectrum TMS32C30 DSP card housed in an IBM PC platform. The library consists of the following modules:
 - CRC Encoder/Decoder
 - Rate 1/2 Convolutional Encoder
 - Puncturing Module
 - Rate 1/2 Soft Decision Viterbi Decoder
 - Block Interleaver
 - Soft Data Deinterleaver
 - Queueing Module
 - $\pi/4$ shift DQPSK Baseband Transmitter/Receiver
- 2. The Software implementation and evaluation of a Complementary Punctured Convolutional (CPC) coding scheme for the SW Type II ARQ system with and without code combining utilizing the DSP library in an AWGN channel and a combined AWGN and Rayleigh Fading channel.

 Software upgrade and performance evaluation of an Adaptive CPC SW Type II ARQ scheme utilizing the DSP library in an AWGN channel and a combined AWGN and Rayleigh Fading channel.

In this thesis a general algorithm for Complementary Punctured Convolutional Coding applied to a Stop-and-Wait ARQ scheme was presented. A rate 3/4 CPC SW Type II ARQ protocol was implemented with the use of two Spectrum TMS320C30 DSP cards and a host IBM PC. The following assumptions or simplifications are incorporated in the implemented prototype which consists of the DSP transmitter and receiver cards in the same Host PC under the control of the SW ARQ protocol.

- As a consequence of the transmitter and receiver DSP cards being in the same Host
 PC, they are initialized and synchronized by the ARQ Protocol running on the Host
 PC. In practice, there is an initialization and synchronization process to be executed
 by the independent transmitter and receiver.
- In practice a noisy return channel is used to send the receiver's reply. In the prototype, the receiver's reply is passed internally through the PC via the DAM. This is a noise free return channel.
- As a result of the ARQ protocol controlling both the transmitter and receiver, it is the receiver which times out if a flag is not found. Again, in practice it is the transmitter that times out if it does not get a response from the receiver.
- Symbol Synchronization is accomplished by hard wiring the transmitter and receiver.
 The actual symbol timing signal is software generated and is not ideal. A practical system would have the receiver utilize a Phase Locked Loop or some other synchronization circuit to obtain symbol synchronization with no link to the transmitter.

Section 1 67

These simplifications do not compromise the accuracy of the experimental results. The prototype is used to evaluate various FEC strategies which are unaffected by the above simplifications.

The rate 3/4 CPC SW Type II ARQ scheme was numerically analyzed for both an AWGN channel and a combined AWGN and Rayleigh fading channel. The experimental data obtained from the prototype was in good agreement with the numerical results validating the implementation and correct operation of the scheme.

The rate 3/4 CPC SW Type II ARQ scheme was upgraded with Code Combining in an effort to gain an increase in the throughput performance. This allows the receiver to optimally combine copies of the same coded sequence for subsequent decoding. The experimental throughput performance increased at low SNR levels as compared to the non-code combining case verifying its proper operation. The upgrade consisted of replacing 10 lines of DSP Assembly Language. The memory requirement remains constant since one data sequence, which consists of the combined copies, is kept rather than the individual copies.

In an effort to further increase the throughput performance of the prototype, the CPC SW Type II ARQ protocol was upgraded with an Adaptive Coding Rate. The resulting experimental throughput showed an increase at low and high SNR levels and a slight degradation at medium SNR levels with respect to the throughput of the original rate 3/4 prototype. The compromise of a slight degradation is well worth the gain in performance at lower and higher SNR values. This degradation is due to the selection of threshold values used in the adaptive coding rate algorithm.

The three implemented schemes behaved as expected and their experimental through-

Section 1 68

puts verified their correct operation.

Section 5.2 Future Research

5.2.1 Symbol Synchronization

The $\pi/4$ shift DQPSK modulation system used by the prototypes suffers from imperfect symbol synchronization. As a result, the throughputs of the prototypes are degraded at lower SNR levels. It would be interesting to further investigate the symbol synchronization of the system.

5.2.2 Selective Repeat Upgrade

Although a Stop-and-Wait ARQ protocol was used for the prototypes, the software modules and the design of the system were such that an upgrade to a Selective Repeat (SR) Protocol is possible. It would be interesting to have the prototypes upgraded to SR as this would only require software modifications but the majority of DSP library modules do not have to be modified.

5.2.3 Adaptive Header

The implemented adaptive scheme varied the coding rate of the data packet while the coding rate of the header remained constant (rate 1/2). If the coding rate of the header is also made adaptive the throughput will increase. At high SNR levels, a powerful code is not required and a larger data packet can be sent resulting in greater throughput. At lower SNR levels, a more powerful coded header will deliver the data packet and reduce the number of retransmissions for header failures. The coding rate for the header should always be more powerful than the coding rate of the data packet. In order to indicate the rate of the header, a miniature header should proceed the header.

Section 2 69

5.2.4 FEC Schemes

With the existing testbed used for the prototypes and the modular structure of the DSP library software, this leads to endless possible FEC schemes that may be investigated and explored.

Section 2 70

Bibliography

- [1] S. Lin and J. D. J. Costello, *Error Control Coding: Fundamentals and Applications*. Prentice Hall, 1983.
- [2] J. Hagenauer, "Rate-compatible punctured convolutional codes (RCPC codes) and their applications," *IEEE Trans. Commun.*, vol. 36, pp. 389–400, Apr. 1988.
- [3] S. Kallel, "Analysis of a type II hybrid ARQ scheme with code combining," *IEEE Trans. Commun.*, vol. 38, pp. 1133–1137, Aug. 1990.
- [4] K. J. Guth and T. T. Ha, "An adaptive stop-and-wait ARQ strategy for mobile data communications," in *the Proceedings of IEEE the 40th Vehicular Technology Conference*, pp. 656–661, Apr. 1990.
- [5] D. P. C. Wong and P. T. Mathiopoulos, "Nonredundant error correction analysis and evaluation of differentially detected $\pi/4$ -shift DQPSK systems in a combined CCI and AWGN Environment," *IEEE Trans. Veh. Tech.*, vol. 41, pp. 35–48, Feb. 1992.
- [6] C. L. Liu and K. Feher, "Noncoherent detection of $\pi/4$ -QPSK systems in a CCI-AWGN combined environment," in the Proceedings of the 39th Vehicular Technology Conference, pp. 83–94, May 1989.
- [7] D. P. Bouras, "Optimal decoding of PSK and QAM signals in frequency nonselective fading channels," Master's thesis, University of British Columbia, 1991.
- [8] E. Casas and C. S. K. Leung, "A simple digital fading simulator for mobile radio," *IEEE Trans. Veh. Tech.*, vol. 39, pp. 205–212, Aug. 1990.
- [9] J. G. Proakis, *Digital Communications*. New York:McGraw-Hill Book Company, 2 ed., 1989.
- [10] C. L. Liu and K. Feher, "Performance of Non-coherent $\pi/4$ -QPSK in a frequency-selective fast Rayleigh fading channel," in *the Proceedings of SUPERCOM/ICC 90, Atlanta GA*, pp. 335.7.1–335.7.5, Apr. 1990.
- [11] S. Kallel, "Complementary Punctured Convolutional (CPC) Codes and their use in hybrid ARQ schemes," in *the Proceedings of IEEE Pacific Rim Conference*, pp. 186–189, May 1993.
- [12] S. Kallel and D. Haccoun, "Generalized type II hybrid ARQ scheme using punctured convolutional coding," *IEEE Trans. Commun.*, vol. 38, pp. 1938–1946, Nov. 1990.

- [13] G. Begin and D. Haccoun, "High rate punctured convolutional codes: structure properties and construction techniques," *IEEE Trans. Commun.*, vol. 37, pp. 1381–1385, Dec. 1989.
- [14] J. A. Heller and I. M. Jacobs, "Viterbi decoding for Sattelite and space communication," *IEEE Trans. Commun.*, vol. 19, pp. 835–848, Oct. 1971.
- [15] A. J. Viterbi, "Convolutional Codes and Their Performance in Communication Systems," *IEEE Trans. Commun.*, vol. 19, pp. 751–772, Oct. 1971.
- [16] J. G. Proakis, "Probabilities of Error for Adaptive Reception of M-Phase Signals," *IEEE Trans. Commun.*, vol. 16, pp. 71–80, Feb. 1968.
- [17] P. F. Driessen, "Performance of frame synchronization in packet transmission using bit erasure information," *IEEE Trans. Commun.*, vol. 39, pp. 567–573, Apr. 1991.
- [18] T. Matsumoto and F. Adachi, "BER analysis of convolutional coded DQPSK in digital mobile radio," *IEEE Trans. Veh. Tech.*, vol. 40, pp. 435–442, May 1991.
- [19] D. Chase, "Code Combining- a maximum-likelihood decoding approach for combining an arbitrary number of noisy packets," *IEEE Trans. Commun.*, vol. 33, pp. 385–393, May 1985.
- [20] J. Hagenauer, "Forward Error Correction coding for fading Compensation in Mobile Sattelite Channels," *IEEE Journal Select. Areas Commun.*, vol. 5, pp. 215–225, Feb. 1987.
- [21] N. R. Sollenberger, J. C. I. Chuang et al., "Architecture and implementation of an efficient and Robust TDMA frame structure for digital portable communications," *IEEE Veh. Trans.*, vol. 40, pp. 250–260, Feb. 1991.
- [22] J. B. Cain, G. C. Clark Jr., and J. M. Geist, "Punctured Convolutional codes of Rate (n-1)/n and simplified maximum likelihood decoding," *IEEE Trans. Inf. Theory*, vol. 25, pp. 97–100, Jan. 1979.
- [23] J. C. I. Chuang, "Comparison of two ARQ protocols in a Rayleigh fading channel," *IEEE Veh. Trans.*, vol. 39, pp. 367–373, Nov. 1990.
- [24] C. S. K. Leung and A. Lam, "Forward error correction for an ARQ scheme," *IEEE Trans. Commun.*, vol. 29, pp. 1514–1519, Nov. 1981.
- [25] R. W. Lucky, J. Salz, and E. J. Weldon, Jr., *Principles of Data Communication*. McGraw-Hill Book Company, 1968.

- [26] W. C. Lindsey and M. K. Simon, *Telecommunication Systems Engineering*. Prentice-Hall Inc., 1973.
- [27] P. Bylanski and D. G. W. Ingram, *Digital Transmission Systems*. Peter Peregrinus Ltd., 1976.
- [28] K. Feher, Digital Communications: Satellite/Earth Station Engineering. Prentice Hall Inc., 1983.
- [29] K. Feher, Digital Communications: Microwave Applications. Prentice Hall, 1981.
- [30] A. M. Michelson and A. H. Levesque, *Error-Control Techniques for Digital Communications*. John Wiley & Sons, 1985.
- [31] S. Haykin, An Introduction to Analog and Digital Communications. John Wiley & Sons, 1989.
- [32] K. Feher and Engineers of Hewlett Packard Ltd., *Telecommunication Measurements*, *Analysis*, *and Instrumentation*. Prentice Hall, 1987.
- [33] A. V. Oppenheim and R. W. Schafer, *Discrete-Time Signal Processing*. Prentice Hall, 1989.

Appendix A Software Listings

The software listings appear in the following order:

- CSUB.C DSP Module Library.
- ADAPT.C Adaptive SW Type II ARQ Protocol for IBM Host PC.
- XMITADAP.ASM DSP Assembly code for Transmitter DSP card.
- RCVRADAP.ASM DSP Assembly code for Receiver DSP card.
- VARSRCVR.ASM Variables, definitions, and memory locations used by the assembly code for the transmitter and receiver DSP Cards.

//

| Oc | t 6 1993 14:23 | :52 ADAPT.C Page 7 | Oc | 1 6 1993 14:23:52 | ADAPT.C Page 8 |
|------------|----------------|---|------------|-------------------|--|
| 346 | | } | 398 | | enu = 0x1; |
| 347 | | | 399 | | ate = $0x4$; |
| 348 349 | | | 400 | р | acket = 0; |
| 350 | | for (index2=0; index2 <tot; index2++)<="" td=""><td>401</td><td></td><td></td></tot;> | 401 | | |
| 351 | | for (index2=0; index2 <tot; index2++)<="" td=""><td>402 403</td><td>c</td><td>ontrol= menu rate packet;</td></tot;> | 402 403 | c | ontrol= menu rate packet; |
| 352 | | transmit[index2] = rand(); | 403 | | www.code Dub220i+ (COMEDOI NODD Duri |
| 353 | | if ((index2 + 1) % 8 == 0) | 405 | e | <pre>rrorcode = Put32Bit(CONTROL_WORD, DUAL, control); f (errorcode != 0)</pre> |
| 354 | | transmit[index2] = transmit[index2] | 406 | 1 | printerror(6); |
| | & 0x07ff; | oranomic (indexe) - cranomic (indexe) | 407 | | printerior(d); |
| 355 | | | 408 | / | *frame transmitted*/ |
| 356 | | rcvr[index2] = 0; | 409 | | etviewport(xmit.left, xmit.top, xmit.right, xmit.bo |
| 357 | | /*generate 608 random data bits to be transmitted * | | ttom, 1); | ostionpolo (Marcilolo) Marcilop, Marcilight, Marcibo |
| | / | | 410 | | <pre>learviewport();</pre> |
| 358 | | } | 411 | s | printf(msg, " %d", trans); |
| 359 | | /*transmit[37]=0;*/ | 412 | 0 | uttextxy(10, 0, msg); |
| 360 | | | 413 | | printf(msg, " 18.93 kHz"); |
| 361 | *****/ | /********************* | 414 | | uttextxy(10, 10, msg); |
| 262 | *****/ | (A. D. 13.3 W 3. | 415 | | printf(msg, " %d", ack); |
| 362 | */ | /* Build Header | 416 | | uttextxy(10, 20, msg); |
| 363 | ^/ | address = address +1; | 417 | | <pre>printf(msg, " %d",nack);</pre> |
| 364 | | PlorP2=1: | 418 419 | | uttextxy(10, 30, msg); |
| 365 | | 110112-1, | 419 | | printf(msg, " %d", index1+1); |
| 366 | | do{ | 421 | | uttextxy(10, 40, msg); f (CSI == 1) |
| 367 | | trans++; | 422 | 1 | rat=1.0; |
| 368 | | if (response > 1000) /* if retransmit a | 423 | 6 | lse if (CSI == 2) |
| 2 200 | lternate*/ | , 22 202 3115112 (2 | 424 | Ç | rat=.75; |
| 369 | | { | 425 | е | lse if (CSI == 3) |
| 370 | | if (response != 9999) | 426 | | rat=.5; |
| 371 | | { | 427 | s | printf(msg, "%3.3E",rat); |
| 372 | | if (PlorP2 == 1) | 428 | 0 | uttextxy(10, 50, msg); |
| 373 374 | | PlorP2 = 2; else | 429 | | |
| 375 | | PlorP2 = 1: | 430 431 | | |
| 376 | | } | 431 | | |
| 377 | | , | 433 | _ | rrangada Nammuelest (0-200) |
| 378 | | , | 434 | | rrorcode=WarmSelect(0x290); f (errorcode == 0) |
| 379 | | for (index2=0; index2<4; index2++) | 435 | 1 | printerror(1); |
| 380 | | header[index2] = 0; | 436 | | princerior(1/, |
| 381 | | | 437 | m | enu = 3; |
| 382 | | | 438 | | |
| 383 | | header[0] = Ns <<14 address; | 439 | P | ut32Bit(MENU_OPTION, DUAL, menu); |
| 384 | | header[1] = (Ns >> 2) (Nr << 2) (length <<6); | 440 | | |
| 385 | | $header[2] = (PlorP2) \mid (CSI << 2);$ | 441 | _ | |
| 386 387 | | U-Dilitar (UTDOTN UDANDO DUAT O 1 1) | 442 | £ | or(index2=0; index2<30000; index2++); |
| 388 | | <pre>WrBlkInt(VIRGIN_HEADER, DUAL, 2, header); /* Header built and sent to DSP transmitter</pre> | 443 | | or(index2=0; index2<30000; index2++); |
| 300 | * / | / Header Dutte and sent to DSP transmitter | 444 445 | | or(index2=0; index2<30000; index2++); |
| 389 | ′ | /************** | 446 | I | or(index2=0; index2<30000; index2++); |
| 1 303 | *****/ | 1 | 447 | D | ut32Bit(STROBE_RCVR, DUAL, 0xfffffl); |
| 390 | , | | 448 | r | desable(binobb_nevn, bond, oxilili); |
| 391 | | | 449 | f | or(index2=0; index2<30000; index2++); |
| 392 | | errorcode = WrBlkInt(VIRGIN_DATA, DUAL, tot/2, trans | | | or(index2=0; index2<30000; index2++); |
| | mit); | | 451 | Ē | or(index2=0; index2<30000; index2++); |
| 393 | | if (errorcode != 0) | 452 | | or(index2=0; index2<30000; index2++); |
| 394 | | <pre>printerror(5);</pre> | 453 | | |
| 395 | | | 454 | | |
| 396 | | | 455 | W | hile(Get32Bit(STROBE_HOST, DUAL)==01); |
| 397 | | | 456 | | |

```
ADAPT.C
 Oct 6 1993 14:23:52
                                                                 Page 11
                      setcolor(WHITE);
574
575
576
577
      /*
578
              for (index2=0; index2<64; index2++)</pre>
579
                      printf("%x ",transmit[ index2 ]);
580
581
              printf("\n");
              for (index2=8; index2<64; index2++)
582
583
                     printf("%x ",rcvr[ index2 ]);
584
      */
585
              exit(1);
586
587
588
589
590
591
592
593
      printerror(int number)
594
595
              char msg[80];
596
              int maxy;
597
598
              switch (number)
599
600
                      case 1:sprintf(msg, "Select Board 290h has failed.")
601
                                break;
                      case 2:sprintf(msg, "Loading RCVR.out has failed.");
602
603
                                 break;
                      case 3:sprintf(msg, "Select Board 390h has failed.")
604
605
                                 break;
                      case 4:sprintf(msg, "Loading F.OUT has failed.");
606
607
                                 break;
                      case 5:sprintf(msg, "Downloading transmission frame
608
      to DSP board has failed.");
609
610
                      case 6:sprintf(msg, "Writing Control Word to transmi
      tter has failed");
611
612
                      default:sprintf(msg, "Problem with error print routi
      ne.");
613
614
615
              maxy=getmaxy();
              setcolor(GREEN);
616
617
              setbkcolor(WHITE);
              outtextxy(10, maxy*.7+15, msg);
618
619
              /*getch();*/
620
              exit(1);
621
              return(0);
622
623
```

œ

| Oc | t 6 1993 | 3 14:48:30) | KMITADAP.A | NSM Page 1 | Oc | t 6 1993 1 | 4:48:30 | XMITADAF | P.ASM | Page 2 |
|----------|----------------|---|-----------------------------|---|------------|------------|----------------|----------------|----------------------------|------------------|
| 1 | ;***** | ***** | ***** | ********* | | 4 | | | | |
| 2 | ***** | XMITADAP.asm V | 1.00 Dec | 92 | 51 | x^4 | .word | 17h | ;polynomial2 | $=101112+x+x^2+$ |
| 3 | ; | V | 1.01 Jan | 93 | 52 | A 4 | .word | 69665 | ; CRC-CCITT | • |
| 4 5 | ; | | 1.02 Mar 1.03 Apr | | 53 54 | | .word | 4374732215 | ;CRC-32 | |
| 6 | ; | V | 2.00 Aug | 93 | 55 | | .word .word | 3B1492AAh 0 | ;flag for pa ;Q_START> | 809c06 |
| 7 8 | ; | | 2.01 Sept | | 56 | | .word | Ö | ;Q_START(1) | 00,000 |
| | ent, | The purpose of | chis code is co s | set up the dsp board environm | 57 58 | | .word .word | 0 | ;Q_START(2) ;Q_START(3) | |
| 9 | ; | variables, and | memory. This cod | de is used as the main interf | 59 | | .word | 0 | ;Q_START(4) | |
| 10 | ace ; | between the PC | and the dsp board | 1. It places all necessary | 60 61 | | .word .word | 0 | ;Q_START(5) ;Q_START(6) | |
| 11 | ; | | | ory and then awaits in a simp | 62 | | .word | 0 | ;Q_START(0) | |
| 12 | le ; | loop, where the | ARO shell can bo | oke the appropriate info into | 63 64 | | .word .word | 0 | ;Q_END> 8 | 09c0e |
| 13 | ; | | then run the appi | | 65 | | .word | 0 | ;Q_END(1) ;Q_END(2) | |
| 14 15 | ; | | | | 66 67 | | .word | 0 | ; Q_END(3) | |
| 16 | | | | | 68 | | .word .word | 0 | ;Q_END(4) ;Q_END(5) | |
| 17 18 | | المسادة المساد | le VARS.ASM | | 69 | | .word | 0 | ;Q_END(6) | |
| 19 | | . Includ . global | | | 70 71 | | .word .word | 0 809c06h | ;Q_END(7) ;Q_START: | 000016 |
| 20 | | .global | cinit | ;init table (from li | 72 | | .word | 809c0Eh | ;Q_END>8 | |
| | nker) t00 | :sta | rting address (C | .global _c_i | n 73 | 9C18 | .word | 808042H | ;DIGITAL POR | T ADDRESS>80 |
| 21 | | .global | _interleaver | 200100207 | 74 | TAB_ENC | .WORD | 5 | ;pi/4 QPSK e | ncoding table |
| 22 23 | | | _puncture _combineheader | | 75 76 | | .WORD .WORD | 6 7 | ;> 809c19 | - |
| 24 | | | _conv | ;the convolutional er | | | .WORD | 0 | | |
| 25 | coding | | | ;routine | 78 79 | | .WORD | 1 | | |
| 26 | | .global | _polydiv | ;polnomial division r | | | .WORD .WORD | 2 3 | | |
| 27 | outine | | | | 81 | | .WORD | 4 | | |
| 28 | | | | | 82 83 | | .WORD | 3 4 | | |
| 29 30 | RESET | .sect | ".init" | ;interrupt section | 84 | | .WORD | 5 | | |
| | ess | .word | _c_int00 | ;RESET -> start addr | 85 86 | | .WORD .WORD | 6 7 | | |
| 31 | INTO. | .word | NO | ;all others to dummy | 87 | | .WORD | Ô | | |
| 32 | reti INT1 | .word | INT_TRANSMISSION | ; except the sync int | 88 89 | | .WORD .WORD | 1 2 | | |
| 33 | INT2 | .word | NO | , | 90 | | .WORD | 7 | | |
| 34 35 | INT3 XINTO | .word .word | NO NO | | 91 92 | | .WORD .WORD | 0 | | |
| 35 36 | RINT0 | .word | NO | | 93 | | .WORD | 2 | | |
| 37 38 | XINT1 RINT1 | .word .word | NO NO | | 94 | | .WORD | 3 | | |
| 39 | TINT0 | .word | NO NO | | 95 96 | | .WORD .WORD | 4 5 | | |
| 40 41 | TINT1 DINT | .word | NO NO | | 97 | | .WORD | 6 | | |
| 42 | DIMI | .word | INO. | | 98 99 | | .WORD | 1 2 | | |
| 43 | | المائد الداري والواري | | | 100 | | .WORD | 3 | | |
| 44 45 | ; * * * * * * | Data section to | initially be loa | ded at \$30000h but then | 101 102 | | .WORD .WORD | 4 5 | | |
| 46 | ; | | 0 (on chip ram). | Ze person but then | 103 | | . WORD | 6 | | |
| 47 48 | | .data | | | 104 105 | | .WORD | 7 0 | | |
| 49 | | .word | 5 | ;constraint length | 106 | ICHAN | .WORD .WORD | 7fff0000H | ; IBIT CHAN | 1 volt |
| 50 | | .word | 19h | ;polynomial1 =11001=1+x^3+x^ | 107 | | .WORD | 5a780000H | ;0.707 | · - • |

| Oct | 6 1993 14:48:30 | 7 | XMITADAP.ASM | Page 3 | Oct | 6 1993 | 14:48:3 | 0 | XMITADAP.A | SM | Page 4 |
|-------------------|---|-------------|--|---|------------|----------------|---------------------|-------------------|--|--------------------|--|
| 108 | | ORD | 0 ;0.00 | | 157 | | | | | | |
| 109 110 | | ORD ORD | -5a780000H ;-0.707 -7fff0000H ;-1.00 | | 158 | nit | | LDI | @PRIMCTRL, ARO | ;1 | Hardware specific i |
| 111 112 | | ORD ORD | -5a780000H ;-0.707 | | 159 160 | | | LDI STI | INITIAL, RO RO, *ARO | | |
| 113 114 | .wc | ORD | 5a780000H 0 | | 161 162 | | | LDI | @EXPCTRL, AR0 | | |
| 115 116 | wo | ORD ORD | 5a780000H 7fff0000H | | 163 | | | LDI STI | NULL, RO RO, *ARO | | |
| 117 118 | .wc | ORD ORD | 5a780000H 0 | | 164 | TO 0 | | LDI | @SERIALO, ARO | ;: | SET DIGITAL OUTPUT |
| 119 | .wo | ORD | -5а780000Н | | 165 166 | | | LDI STI | 2H, R0 R0, *AR0 | | |
| 120 121 | . WC | ORD | -7fff0000H -5a780000H | | 167 168 | ; * * * * * * | ***** | ***** | ****** | ***** | ***** |
| 122 123 | .wc | ORD ORD | 809С19Н 809С39Н | | 169 | **** | This por | tion o | f code is absolutel | y necess | ary when mixing C |
| 124 125 126 | . WC | ORD | 809C41H | | 170 171 | ; | modules variable | with a es defi | ssembly language. ned in the C module | It ensure are prop | es that the perly initialized. |
| 127 | ; * * * * * * * * * * * * * * * * * * * | **** | ********* | ****** | 172 173 | | | LDP | CODES | ; | get page of stored |
| 128 129 | ; Variables t | to be | e ued for initialization. | | 174 | address | | LDI | @INIT_ADDR, AR0 | ; 9 | get address of init |
| 130 131 | STACK .us | sect | ".stack",STACK_SIZE | | 175 | tables init | | CMPI | -1, AR0 | ; | if RAM model, skip |
| 132 133 | | ext ord | STACK | ;address of stack | 176 177 | 11110 | | BEQ LDI | init_done *AR0++, R1 | | |
| 134 | | ord | cinit | ; address of init tab | 178 179 | | | BZD LDI | init_done *AR0++, AR1 | ; | get first count if 0, nothing to do get dest address |
| 135 | address | ord | 00808064h | ;primary bus control | 180 181 | | | LDI SUBI | *AR0++, R0 1, R1 | ; | get dest address get first word count - 1 |
| 136 | ol address | ord | 00808060h | expansion bus contr | 182 183 | do_init | : | RPTS | R1 | | olock copy |
| 137 138 | | ord ord | 808030H 808042h | ;timer 1 control ;FSX/DX/CLKX port co | 184 185 | | | STI LDI | R0, *AR1++ *AR0++, R0 | · | |
| 139 | ntrol TIMECTL2 .wo | ord | 808020h | ;timer 2 control | 186 | o R1 | | LDI | R0, R1 | ; 1 | move next count int |
| 140 | RSTCTRL .wo | ord | 601h | reset value for tim | 187 | epeat | | BNZD | do_init | ; | if there is more, r |
| 141 142 | COUNT .wo | ord ord | 808038h 55 | <pre>;timer 1 period ;period value for ti</pre> | 188 | ss | | LDI | *AR0++, AR1 | ; | get next dest addre |
| 143 | | ord | 6c1h | ;set value for timer | 189 190 | | | LDI SUBI | *AR0++, R0 1, R1 | | get next first word |
| 144 | | ord | 809c00h | ;on chip ram area | 191 192 | ; * * * * * | ***** | ***** | ******* | ***** | ***** |
| 145 146 | DUALEND .wo | ord ord | 30000h 33300h | ;temp variables ;change for 64k | 193 | **** | This cod | de bloc | k copies all of the | variable | es placed at \$30000 |
| 147 148 | DUALMEM .wc; ************************************ | ord **** | 300BFh ************* | ******* | 194 | h ; 00 | and move | s them | to the on chip mem | ory area | at \$809c00 - \$80a0 |
| 149 150 | ; The following initializes | ing o | code sets up the stack po e DSP hardware as outline | inter and then | 195 196 | init_do | ne• | | | | |
| 151 152 | ; Reference N | | | | 197 198 | 2112 C_dO | LDI | @DUALS | TART, ARO | | |
| 153 154 | _c_int00: | P | CODES | ;get page of stored | 199 200 | | LDI | *ARO++ | , R0 ; | | rallel instruction must initialize R |
| 155 | address | I | @STACK_ADDR, SP | ;load the address in | 201 | 0 | | | · | 5 - | |
| 156 | to SP | I | SP, FP | ;and into FP too | 202 203 | | RPTS LDI | DATALE *AR0++ | | | |

| Oct | 6 1993 14:48:3 | O XMITADAP. | ASM Page 5 | Oct | 6 1993 | 14:48:30 | XMITADAI | P.ASM | Page 6 |
|------------|-------------------------------|---------------------------------|---|------------|----------------|-----------------------------|-------------------|---------------------|--------------|
| 204 | HISTI | R0, *AR1++ | | 259 | | STI R2, @MEN | NU_OPTION | | |
| 205 206 | | | | 260 | | BZ MENU | | ;if no choice l | oop back |
| 207 | .********* | ********* | ******** | 261 262 | | | | | |
| 20, | **** | | | 263 | | ;LSH -2, R0 | | | |
| 208 | ; | | | 264 | | ;AND R0, R1, | . R3 | ;get data RAT | סי |
| 209 | LDI @DUA | LSTART, R6 | clear DUAL memory; | 265 | | ;STI R3, @RA | | , get data KAI | E. |
| 210 | | LEND, R7 | ;\$30000>\$33300 | 266 | | | | | |
| 211 212 | CALL CLE | AR | | 267 | | LSH -2, R0 | | | |
| 213 | LDP ONCH | TP | ;initialize variables | 268 269 | | LDI PACKET_N | | get PACKET_NUM; | |
| 214 | LDI 0, R | 0 ;used | in transmission interrupt | 270 | | AND RO, R1, STI R4, @PAG | | | |
| 215 | LDI 0, R | 1 | ;routine | 271 | | DII NA, GIM | SKBI_NOM | | |
| 216 | LDI 32, | | | 272 | | LDP CODES | | | |
| 217 218 | STI RO, | @SINE_POINTER | ;sine_pointer = \$809c08 | 273 | | LDI @VIRGIN_ | _HEADER, AR1 | | |
| 219 | STI RU, | @COSINE_POINTER @POINT_COUNT | <pre>;cosine_pointer=\$809c08 ;point_count = 32</pre> | 274 | | LDI *AR1++, | R0 | | |
| 220 | STI R1, | @DATA_WORD | ;data_word = 0 | 275 276 | | LDI LENGTH_N LSH -22, R0 | MASK, RI | get LENDATA0; | |
| 221 | | @CURRENT_ADDRESS | ;current_address = 0 | 277 | | AND R0, R1, | R5 | | |
| 222 | | @END_ADDRESS | ;end_address = 0 | 278 | | ldi*ar1, r0 | | | |
| 223 224 | STI R1, | @Q_OFFSET | ;q_offset = 0 | 279 | | and 3, r0 | | get puncture m | atrix# |
| 224 225 | STI RI, | @TRANSMISSION @Q_OFF_TRANS | ;transmission = 0 (not busy) | | | ldi *ar1, r1 | l | | |
| 226 | STI R1. | @GET_NEWFRAME_FLAG | ;q_off_trans = 0 ;flag = 0 | 281 282 | | and 12, r1 lsh -2, r1 | | | |
| 227 | LDI 40H, | | ;BK = 40H | 283 | | LDP DUAL | | get rate to be; | used |
| 228 | | | | 284 | | sti r0, @COI | DE . | | |
| 229 | ***** | | | 285 | | sti r1, @RAT | re | | |
| 230 | ;**************************** | *********** | ********** | 286 | | STI R5, @LEN | NDATA0 | | |
| 231 | | tion places the flag fo | or the frames in the appropria | 287 288 | | | | | |
| | te | proceed the ring re | or the frames in the appropria | 289 | | CMPI 1, R2 | | | |
| 232 | ; memory 1 | ocations. | | 290 | | BZ OPTION1 | | | |
| 233 | 100 0110 | | | 291 | | CMPI 2, R2 | | | |
| 234 235 | ADD_FLAG: LDP ONCH | מז | | 292 | | BZ OPTION2 | | | |
| 236 | LDI GFLA | | | 293 294 | | CMPI 3, R2 BZ OPTION3 | | | |
| 237 | LDP CODE | | | 295 | | LDI 2, R7 | | | |
| 238 | | G0P1, AR1 | | 296 | | BR ERROR | | | |
| 239 240 | ;LDI 15, | | ;16 packets | 297 | DEAR: | BR DEAF | र | | |
| 241 | ;RPTB EN addi 63h | | ; cut it out because interef | 298 | ;****** *** | ******** | ****** | ****** | ****** |
| . 41 | eres | , all | ;cut it out because interer | 299 | | ODUTON 1 - 7 | ADAPTIVE SCHEME | | |
| 242 | | | ; with combine area must be c | 300 | ; | | | rom given header an | d data Nee |
| | lean!! | | | 301 | ; | r | rate 1/2 for head | er and appropriate | CPC matrix |
| 243 244 | STI RO, | * A D 1 | | 302 | ; | C | chosen rate of da | ta packet. | |
| 245 | ENDLOOP1: | "ARI | | 303 304 | OPTION1: | | | | |
| 246 | ;ADDI 21 | h, AR1 | get next flag address; | 305 | | .****** | ****** | ****** | ****** |
| 247 | | | • | | *** | , | | | |
| 248 249 | | | | 306 | | | | ng to header inform | ation stored |
| 250 | | | | 307 308 | | ;at VIRGIN_F | HEADER | | |
| 251 | strip informati | on from CONTROL_WORD | | 308 | | LDP CODES | | | |
| 252 | - | _ | | 310 | | LDI @VIRGIN | HEADER, AR1 | get original hea; | der and nlag |
| 253 | START_OF_MAIN_RC | JTINE: | | 311 | | LDI *AR1++, | R0 | ;at HEADBUF1 padd | ed with x^16 |
| 254 255 | ד אווים מתו | | | 312 | | LDI *AR1, R1 | | ;zeros | |
| | LDP DUAL MENU: LDI @CON | TROL_WORD, RO | | 313 314 | | LDI @HEADBUR | F1, AR5 | | |
| 200 | | | | | | | | | |
| 256 257 | LDI MENU | _MASK, RI | get MENU_OPTION; | 315 | | LDI @HIGH_MA | ASK R2 | | |

| Oct | 6 1993 | 3 14:48:30 XMITADA | P.ASM Page 7 | Oct 6 199 | 3 14:48:30 | XMITADAP.A | ASM Page 8 |
|---|-----------------|---|--|--|--|---------------------------|--|
| 317 318 319 320 321 322 323 324 325 326 327 | words needed | AND R0, R2, R3 LSH -16, R3 OR R1, R3 LSH 16, R0 STI R0, *AR5++ STI R3, *AR5 LDI 17, R0 LDI @CRC_CCITT, R1 LDI 2, R2 LDI @HEADBUF2, R3 | ; K constraint length ; POLY divisor ; length of header in 32 bit ; where to place RESULT (not ; in this CRC case) | 372 373 374 375 376 377 378 379 380 381 382 383 384 383 | LDP CODES LDI @FRAMEBUF LDI @4, R0 LDI @HEADBUF1 LDI @HEADBUF2 PUSH R0 PUSH AR3 PUSH AR1 PUSH AR0 CALL _combine SUBI 4, SP | P1, AR3 , AR0 , AR1 | ;where to place result ;bit length of adder1 ;adder 1 output bits ;adder 2 output bits |
| 331 331 332 333 334 335 336 337 | | PUSH AR1 PUSH R3 PUSH R2 PUSH R1 PUSH AR5 PUSH AR5 | <pre>; save VIRGIN_HEADER+1 ; *RESULT = HEADBUF2 ; TOTAL = 2 ; POLY = CRC_CCITT ; MESGDATA = HEADBUF1 ; K = 17</pre> | 387 388 389 ****** 390 391 392 | | | *********** |
| 337 338 339 | 0 | CALL _polydiv | ; Do CRC calculation ; CRC checksum returned in R | 393 394 395 396 | LDI @VIRGIN_D | ATA, ARO | ;start of data |
| 340 341 342 343 344 345 346 347 348 349 | | SUBI 5,SP POP AR1 LSH 5, R0 LDI *AR1, R1 OR R1, R0 STI R0, *AR1 ;End of CRC calculation and | ; clean stack ; get back VIRGINHEADER+1 ; shift CRC before placing ; in VIRGIN_HEADER+1 appending to header info | 397 398 399 400 401 402 403 404 405 406 | LDI GCRC_32, LDI GCRC_32, LDI GDATABUFP LDI GVIRGIN_D. SUBI 1, AR3 LDP DUAL LDI GRATE, R7 LDP CODES CMPI 1,R7 LDIZ 27, R2 | 1, R3 ATA, AR3 | ;K constraint length ;POLY ;address to store RESULT ;*MESGDATA ; same as premultiply by x^K ;26 DATA WORDS + BLANK CRC |
| 350 351 | ** | ,************************************* | *********** | 407 408 409 | CMPI 2, R7 LDIZ 20, R2 CMPI 3, R7 | | ;19 DATA WORDS + BLANK CRC |
| 352 353 354 355 356 357 | | ;Convolutional encoding of N;VIRGIN_HEADER. Resulting 6; Adder1 output encoded head; Adder2 output encoded head | der bits> HEADBUF1 | 410 411 412 413 414 415 | LDIZ 13, R2 CMPI 0, R7 BZ ERROR | | ;12 DATA WORDS + BLANK CRC |
| 358 359 360 361 | lve | LDI @VIRGIN_HEADER, AR0 LDI @HEADBUF1, AR1 LDI @HEADBUF2, AR2 LDI 2, R0 | <pre>; data to be convolved ; address of adder1 bits ; address of adder2 bits ; # of 32 bit words to convo</pre> | 415 416 417 418 419 rds + | LDI R2, R7 PUSH R7 PUSH R3 PUSH R2 | | ;*RESULT (not used) ;TOTAL = length in 32 bit wo |
| 362 363 364 365 366 | | PUSH R0 PUSH AR2 PUSH AR1 PUSH AR0 | ; SIZE ; MESGP2 ; MESGP1 ; MESG | 420 421 422 423 424 | PUSH R1 PUSH AR3 PUSH R0 | | ; 1 for CRC32 ;POLY = CRC_32 ;MESGDATA = VIRGIN_DATA ;K = constraint length |
| 367 368 369 | | CALL _conv | | 425 426 427 | CALL _polydiv | | |
| 370 371 | | SUBI 4, SP ;End of convolutional encod: | ing of header | 427 428 429 | SUBI 5, SP ADDI 1, AR3 | s Sales from the | ;Point to @VIRGIN_DATA |

| 0 | ct 6 199 | 3 14:48:30 | XMITADAP.AS | M Page 11 | Oct | 6 1993 14:48:30 | XMITADAP. | ASM | Page 12 |
|--|------------------|---|---|-----------------------------|--|--|----------------------------|--------------------|------------|
| 544 545 546 547 548 549 | 5 5 7 8 | PUSH AR3 PUSH R1 CALL _puncture SUBI 4, SP RETS | е | | 601 602 603 604 605 606 607 | LDI 672, R0 LDI 3, R1 LDI @DATABUF LDI @DATABUF CALL PUSH_AN BR COMBINE | P4, AR3 P2, AR1 | ure Adder2 by 3/4 | |
| 551 552 553 554 555 556 557 | CODE1: | LDI 896, R0 LDI 4, R1 LDI @DATABUFP LDI @DATABUFP CALL PUSH_AND | 1, AR1 3, AR3 | Puncture Adder1 bits by 1. | 608 609 610 611 612 613 614 615 | RATE_HALF: LDI 448, R0 LDI @FRAMEBU PUSH R0 PUSH AR3 PUSH AR1 PUSH AR0 CALL _combin SUBI 4, SP | | ;14 WORDS * 32 BIT | S |
| 559 560 561 562 563 564 565 | CODE2: | LDI 896, R0 LDI 5, R1 LDI @DATABUFP. LDI @DATABUFP. CALL PUSH_AND. BR COMBINE1 LDI 896, R0 | 4, AR3 2, AR1 | Puncture Adder2 bits by 1/2 | 617 | BR CONSTRUCT COMBINE1: LDI @DATABUF LDI @DATABUF LDI @DATABUF | P3, AR0 | | |
| 567 568 569 570 571 572 573 574 | 2 | LDI 6, R1 LDI @DATABUFP LDI @DATABUFP CALL PUSH_AND LDI 896, R0 LDI 7, R1 LDI @DATABUFP LDI @DATABUFP | 1, AR1 3, AR3 _CALL ;P 4, AR3 2, AR1 | Puncture Adder1 bits by 1. | 625 626 627 628 629 630 631 | LDI @FRAMEBU LDI 896, R0 PUSH R0 PUSH AR3 PUSH AR1 PUSH AR0 CALL _combin SUBI 4, SP BR CONSTRUCT | eheader | ;21 WORDS * 32 BIT | S |
| 576 577 578 579 580 581 582 583 584 585 | CODE75 | CALL PUSH_AND BR COMBINE1 _CPC_ONE: LDI 672, R0 LDI 0, R1 LDI @DATABUFP. LDI @DATABUFP. CALL PUSH_AND. | ; 1, AR1 3, AR3 | Puncture Adder1 bits by 3. | 635 636 637 638 639 641 642 643 644 645 | COMBINE: LDI @DATABUF LDI @DATABUF LDP CODES LDI @FRAMEBU LDI 672, R0 PUSH R0 | P4, AR1 | ;21 WORDS * 32 BIT | s |
| 586 587 588 589 590 591 592 593 |) 3)) | LDI 672, R0 LDI 1, R1 LDI @DATABUFP: LDI @DATABUFP: CALL PUSH_AND BR COMBINE | 4, AR3 2, AR1 | Puncture Adder2 bits by 3/ | 646 647 648 649 650 651 653 | PUSH AR3 PUSH AR1 PUSH AR0 CALL _combin SUBI 4, SP ;End of head | eheader er construction | | |
| 594 595 596 597 598 599 | CODE75 | _CPC_TWO: LDI 672, R0 LDI 2, R1 LDI @DATABUFP: LDI @DATABUFP: CALL PUSH_AND | 3, AR3 | ider1 by 3/4 | 654 655 656 657 658 659 660 | CONSTRUCT: LDP CODES LDI @FRAMEBU ADDI 4,AR1 LDI @FRAMEBU ldp DUAL LDI 27, R0 | | copy possible 27; | words if r |

| 9 |
|---|
| Z |
| - |

| Oct | 6 1993 | 3 14:48:30 | XMITADAP.AS | M Page 15 | Oct | 6 199 | 3 14:48:30 | XMITADAP | .ASM | Page 16 |
|--|------------------------------|--|--|--|--|---|--|---|--|-------------------------------|
| 774 | ; * * * * * * * * * * * * | ***** | ****** | ******* | 827 828 | | CALL _interl | aavor | | |
| 775 776 | ; ; e | The purpos | e of this option is to e | ncode the data using a rat | 829 830 | | POP ARO POP AR2 | caver | | |
| 777 778 | ; | 1/2 convolu VARS.ASM. | utional encoder and the The encoded data is place | two polynomials defined in ed in a frame and sent thr | 831 832 833 | | POP R2 | | | |
| 779 780 | ough ; ; | the channe | 1. | test perfomance of the Vi | 834 835 | tomatio | ;ADDI 4, AR2 cally ADDI DEINT_F | | - | , subroutine au |
| 781 782 | terbi ; | | the RCVRCPC.ASM module. | personance of the vi | 836 | ents | SUBI 1, R2 | | ; Inc. | ements AR2 cont |
| 783 784 | OPTION2 | : LDP CODES | | | 837 838 839 | | :frame is no | VE_MORE2 ow interleaved and | placed into the | elot 30123 |
| 785 786 | convolv | | N_HEADER, ARO | ;address of data to | 840 841 | | ;and it also | has a flag append | ded to it | 3100 30123 |
| 787 788 | | LDI @FRAME: LDI 16, R0 | | ;P1 bit buffer ;P2 bit buffer ;# of 32 bit words t | 842 843 | of fram | ldi @PACKET3 SUBI 1, AR2 me | SHARDPI, arz | ;AR2 points t | o flag @ start |
| 789 790 791 792 793 | o encod | PUSH RO PUSH AR2 PUSH AR1 PUSH AR0 | | ;SIZE ;MESGP2 ;MESGP1 | 844 845 846 847 848 | | ldi ar2, ar0 ADDI 34, AR0 LDI AR2, R7 LDI AR0, R6 CALL QUEUE |) | ;start addres ;end address ;transmit fra | + 2 |
| 794 795 796 | | CALL _conv SUBI 4, SP | | ;MESG ;convolve data | 849 850 851 | next | LDP CODES LDI @DUALSTA | | ;clear memory ;\$300bf and b | @\$30000 to ranch back for |
| 797 798 799 800 801 802 803 804 | | ;Now the P LDI 512, R LDI @FRAME LDI @FRAME LDI @DATAB | BUFP1, AR0 BUFP2, AR1 | be combined | 852 853 854 855 856 857 858 859 | | LDI @DUALMEN CALL CLEAR BR START_OF_ | 1, R7 MAIN_ROUTINE | ;option | |
| 805 806 | a a | PUSH RO PUSH AR3 | | ;# BITS ;address of convolve | 860 | ; * * * * * * * * * * * * * * * * * * * | ******* | ****** | ****** | ****** |
| 807 808 809 810 | d data | PUSH AR1 PUSH AR0 CALL _comb | inahaadan | ;P1 bits ;P2 bits | 861 862 863 | ; R ; | 6 | Take 992 random dat and look at control which P1 frame slot | l word in order | to determine |
| 811 812 | | SUBI 4, SP | Ineneadel | | 864 865 | mit ; ; | | random UNCODED data | 2 | |
| 313 314 315 | | ;Now set u | o to interleave & transm | it frame through channel | 866 867 | ; 0 : | | The purpose of this Obtain the Bit Erro | - | |
| 816 817 818 819 820 | | LDI @PACKE | | lot address of frame m data start address | 868 869 870 | ; ; ; | c t | of the modulation stakes the random datasets the 1024 | scheme being use ata, adds a flag | d. This option and just |
| 821 822 | | ldi BLOCKS | , r2 | | 871 872 873 | OPTION | 3: | | | |
| 823 824 825 826 | INTERLE | AVE_MORE2: PUSH R2 PUSH AR2 PUSH AR0 | | | 874 875 876 877 | | LDP CODES LDI @PACKET3 LDI @VIRGIN_ | | ;slot address ;random data | |

| Oct | 6 1993 | 3 14:48:30 XMITADAP. | ASM Page 19 | Oct | 6 1993 | 3 14:48:30 | XMITAD | AP.ASM | Page 20 |
|--|---------------------------|--|---|--|---------------------|--|--------------------------------|--|--|
| 980 981 982 983 984 985 986 | | ;LDI @SINEO, RO LDI O, RO STI RO, @SINE_POINTER STI RO, @COSINE_POINTER LDI 8, RO STI RO, @POINT_COUNT | <pre>;sine_pointer = 809c08 ;cosine_pointer = 809c08 ;point_count = 8</pre> | 1036 1037 1038 1039 1040 | ERROR: | LDP DUAL STI R7, @ERRC BR DEAD | PR_NUM | | |
| 987 988 989 | RD | ldi 16, r0 sti r0, @DIBIT_COUNT LDI *AR3++, R0 STI R0, @DATA_WORD | ;place first data in DATA_WO | 1042 1043 1044 | ;***** **** ; | This interrup | ************ ot 1 is respon | sible for the actua | ************************************** |
| 990 991 992 993 | | LDI AR3, R0 STI R0, @CURRENT_ADDRESS LDI @Q_END, AR0 | ;save incremented pointer | 1045 1046 1047 | ; ump ; | to get a NEWD | | 30 instructions (| f it does not j |
| 994 995 996 997 | | LDI *+ARO(IRO), RO STI RO, @END_ADDRESS ldi 0, ro | ;save end address | 1048 1049 1050 | ; ; C ; | _ | - | 55 (count value)/.1 | 12 = 6.6 microse |
| 998 999 1000 1001 | | sti r0, *+ar0(ir0) ldi @Q_START, ar0 sti r0, *+ar0(ir0) | | 1051 1052 1053 1054 | ; ; ; ; | | | cruction between intafter 32 points have | • |
| 1002 | QUEUE | LDI IRO, RO | ;Adjust offset used to make | 1055 | r ; d | each sy | rmbol. NEWDIE | BIT is very time con | nsuming and woul |
| 1004 1005 1006 1007 1008 1009 | | ADDI 1, R0 CMPI 8, R0 LDIZ 0, R0 STI R0, @Q_OFF_TRANS LDI @GET_NEWFRAME_FLAG, R0 | ;a circular buffer | 1056 1057 1058 1059 1060 1061 | ; INT_TR | practio ANSMISSION: PUSH ST | cally take the | e entire 6.6 microse | econds. |
| 1010 1011 1012 1013 | | BZ ENABLE_RET LDI 0, R0 STI R0, @GET_NEWFRAME_FLAG RETS | | 1062 1063 1064 | them | XOR 2000H, ST PUSH RO PUSH R1 | | ;save registe; in interrup | ers before using |
| 1014 1015 1016 1017 1018 1019 1020 | ENABLE_ | | ;ENABLE INTERRUPT 1 ;ENABLE GLOBAL INTERRUPTS | 1065 1066 1067 1068 1069 1070 | | PUSH R2 PUSH AR0 PUSH AR1 PUSH AR3 push ir0 PUSH DP | | , in interrup | Toutine |
| 1021 1022 1023 1024 | *** ;This s | ection clears memory chunks spec | ified by ARO> AR1 | 1072 1073 1074 1075 1076 | | LDP ONCHIP LDI @IBIT_POI LDI @QBIT_POI | | ;ar0 = sine ta ;ar1 = cosine ta | |
| 1025 1026 1027 | CDBAN: | SUBI R6, R7 LDIN 1, R7 BN ERROR | | 1077 1078 1079 | | LDI @SINE_POI | | | , , |
| 1028 1029 1030 1031 1032 | | LDI NULL, R0 LDI R6, AR0 RPTS R7 STI R0, *AR0++ RETS | | 1080 1081 1082 1083 | te | LDI *+AR0(IR0 LDI *+AR1(IR0 STI R1, @ADCH STI R2, @ADCH |)), R2 HANA | ;output value to a ;table pointers re | - |
| 1033 1034 1035 | ;***** **** ;This s | ************************************** | ************************************** | 1083 1084 1085 1086 1087 | | | IALO, AR3 R2 | | ·* · · · · |

| Oct | 6 1993 | 3 14:48:30 XMITADA I | P.ASM Page 21 | Oct | 6 1993 14:48:30 | XMITADAP. | ASM Page 22 |
|--|---------|--|---|--|---|-----------------------------|--|
| 1088 1089 1090 1091 | ol | LDI @POINT_COUNT, R0 ;SUBI 1, R0 CMPI 4, R0 | ;check if 32 points per symb; has been output to channel | 1145 1146 1147 1148 1149 | ;ldiz 0, r0 ;sti r0, @C ;ldi 16, r0 ;sti r0, @D | OSINE_POINTER | |
| 1092 1093 1094 1095 1096 1097 | PULSE_R | BNZ NOPULSE | if 16th mint the control | 1150 1151 1152 1153 1154 | ;ldiz @FLAG ;sti r0, @D ;LDI 16, R0 ;STI R0, @D | ATA_WORD | ;continuous flag output |
| 1097 | | LDI 6H, R2 | ;if 16th point then output ;a pulse on the serial 0 por | | BZ NEWWORD | | ;frame output |
| 1101 1102 | NOPULSE | SUBI 1, RO | | 1157 1158 1159 1160 | NEXT: LDI @SINE_P ide how much MPYI 8, R2 ADDI R2, R0 LDI R0, IR0 | | ;use DIBIT to dec |
| 1103 1104 1105 1106 1107 | FINISH: | | ;if so get another dibit | 1161 1162 1163 1164 | LDI @TABLE_ LDI *+AR0(I STI R1, @SI | ENC, ARO RO), R1 | |
| 1108 1109 | FINISH2 | ;STI AR0, @SINE_POINTER ;STI AR1, @COSINE_POINTER :: POP DP | ;save new pointers;restore registers before re | 1165 1166 1167 1168 1169 | | | |
| 1112 1113 1114 1115 1116 1117 1118 1119 | turning | | ;from interrupt routine | 1170 1171 1172 1173 1174 1175 1176 1177 | BR FINISH2 NEWWORD: LDI 16, R0 STI R0, QDI LDI QCURREN | BIT_COUNT T_ADDRESS, AR3 | get pointer to data to tran; |
| 1120 1121 1122 1123 1124 | NEWDIBI | OR 2000h, ST RETI | | 1178 1179 1180 1181 | LDI *AR3++, STI AR3, @C STI R0, @DA | URRENT_ADDRESS | get data pointed to save incremented pointer save data check if end of frame reach |
| 1125 1126 1127 1128 | | LDI @GET_NEWFRAME_FLAG, RO BN NEWFRAME LDI 8, RO LDI 3, R1 | <pre>;if newframe flag set ;get newframe ; R1 = 3 mask for 2 lsb's</pre> | 1182 1183 1184 1185 | BZ SETFLAG BR NEXT SETFLAG: | | ;if not do NEXT |
| 1129 1130 1131 1132 1133 | | STI RO, @POINT_COUNT LDI @DATA_WORD, RO AND3 RO, R1, R2 LSH -2, RO STI RO, @DATA_WORD | ;initialize POINT_COUNT = 32 ;RO = DATA_WORD ;R2 = DATA_WORD & 3 ;shift DATA_WORD by 2 | | LDI -1, R0 | T_NEWFRAME_FLAG | |
| 1134 1135 1136 1137 | | LDI @DIBIT_COUNT, R0 SUBI 1, R0 STI R0, @DIBIT_COUNT | | 1191 1192 1193 1194 | ;MIGHT WANT LDI @Q_STAR LDI @Q_OFF_ LDI *+AR0(I | TRANS, IRO RO), AR3 | |
| 1138 1139 1140 1141 1142 1143 1144 | | bnz NEXT ;ldi @COSINE_POINTER, ar0 ;ldi *ar0++, r0 ;sti r0, @DATA_WORD ;ldi ar0, r0 ;cmpi 0ffffh, r0 | random bit stream output; | 1195 1196 1197 1198 1199 1200 1201 | LDI AR3, R0 BZ STOP_TRA CALL KEEP_T BR FINISH2 STOP_TRANS: LDI 0, R0 | NS | ;RO will set ST flag |

| Oc | t 6 1993 | 14:39:55 R | CVRADAP.A | ASM Page | 1 0 | ct 6 1993 1 | 4:39:55 | RCVRADA | P.ASM | Page 2 |
|--|---|--|--|--|--|-------------|---|---|---|-------------------|
| 1 | ; * * * * * * * * * * * * * | ***** | ****** | ******* | *** 51 | | .word | 19h | ;polynomial1 | =11001=1+x^3+x^ |
| 2 | | RCVRADAP.asm | | Dec 92 Apr 93 | 52 | 4 x^4 | .word | . 17h | ;polynomial2 | 2 =10111=1+x+x^2+ |
| 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 | ent, ; ace ; ; le | variables, and between the PC assembler and C loop, where the DSP memory and .includ .global | V2.00 this code is to s memory. This cod and the dsp board routines in memo ARQ shell can po then run the appr e VARSRCVR.ASM .bss | Sept 93 et up the dsp board envir e is used as the main int . It places all necessary ry and then awaits in a s ke the appropriate info i opriate routine. | erf 56 57 58 59 60 61 nto 62 63 64 65 66 67 68 70 | X. 4 | .word | 4374732215 3B1492AAh 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ;CRC-CCITT ;CRC-32 ;flag for pa ;Q_START(1) ;Q_START(2) ;Q_START(2) ;Q_START(4) ;Q_START(5) ;Q_START(6) ;Q_START(7) ;Q_END -> 8 ;Q_END(1) ;Q_END(2) ;Q_END(3) ;Q_END(4) ;Q_END(6) | → 809c06 |
| 20 | nker) standar | d) .global | _c_int00 | ;init table (from ;starting address | (C 72 73 74 | 9C18 | .word .word .word .word | 809c06h 809c0Eh 808042H | ;Q_END(7) ;Q_START ;Q_END>8 | |
| 22 23 24 25 26 27 28 29 | coding outine | .global .global | _puncture _combineheader _conv _polydiv | ;the convolutional ;routine ;polnomial division | 78 79 | TAB_ENC | .WORE | 6 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ;pi/4 QPSK 6;> 809c19 | encoding table |
| 30 31 | RESET ess | .sect .word | ".init" _c_int00 | ;interrupt section;RESET -> start a | n 85 | | .WORD .WORD .WORD | 5 6 | | |
| 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 | INTO reti INT1 INT2 INT3 XINT0 RINT0 XINT1 RINT1 TINT0 TINT1 DINT ;*******; ;; | .word | NO RCV NO | ;all others to du ;except the sync ************************************ | mmy 88 89 | | . WORE | 0 1 1 2 7 0 1 1 2 3 4 5 6 6 1 2 3 4 5 6 6 7 7 | | |
| 50 | | .word | 5 | constraint length | 106 | | .WORD | | ;IBIT CHAN | 1 volt |

| | Oct | 6 1993 14:39:5 | 55 | RCVRADAP. | ASM | Page 3 | Oct | 6 1993 | 14:39:55 | RCVRADAP.AS | SM Page 4 |
|---|--|--|--|---|--------------------------------------|--------------------------------------|--|---|---|---|--|
| | 108 | | .WORD | 1Е280000Н | 0 707 | | | | | | |
| | 109 110 | | .WORD .WORD | 0 -1E280000H | ;0.707 ;0.00 ;-0.707 | | 159 | address to SP | LDI | @STACK_ADDR, SP | ;load the address in |
| | 111 112 | | .WORD | -2AA50000H -1E280000H | ;-1.00 ;-0.707 | | 160 161 | 00 21 | LDI | SP, FP | ;and into FP too |
| | 113 114 | | .WORD | 0 1E280000H | | | 162 | nit | LDI | @PRIMCTRL, ARO | ;Hardware specific i |
| | 115 116 117 118 119 120 | QCHAN | .WORD .WORD .WORD .WORD .WORD .WORD | 0 1E280000H 2AA50000H 1E280000H 0 -1E280000H -2AA50000H | | | 163 164 165 166 167 168 | | LDI STI LDI LDI STI ;LDI | INITIAL, R0 R0, *AR0 @EXPCTRL, AR0 NULL, R0 R0, *AR0 @SERIAL0, AR0 | ;SET DIGITAL OUTPUT |
| | 122 123 124 125 | | .WORD .WORD .WORD .WORD | -1E280000H 809C19H 809C39H 809C41H | ;TABENC> ;IBIT CHAN ;QBIT CHAN | > | 169 170 171 | TO 0 | ;LDI ;STI | 2H, R0 R0, *AR0 | |
| | 126 127 | | . WORD | 009C41R | ;QBIT CHAN | > | 172 173 | ;***** **** | This portion | of code is absolutely | ******* |
| | 128 129 | ,****** ***** | ***** | ******* | ****** | ****** | 174 175 176 | ; | modules with | assembly language. I | necessary when mixing C t ensures that the are properly initialized. |
| | 130 131 | | | e used for initia | | | 177 | address | LDP | CODES | ;get page of stored |
| | 132 133 | STACK | .usect | ".stack",STACK | _SIZE | | 178 | tables | LDI | @INIT_ADDR, AR0 | get address of init; |
| 5 | 134 135 | STACK_ADDR | .text .word | STACK | | of stack | 179 | init | CMPI | -1, AR0 | ;if RAM model, skip |
| | 136 137 138 | INIT_ADDR les PRIMCTRL address EXPCTRL | .word .word | cinit 00808064h 00808060h | ;primary | of init tab bus control on bus contr | 180 181 182 183 184 | | BEQ LDI BZD LDI LDI | <pre>init_done *AR0++, R1 init_done *AR0++, AR1 *AR0++, R0</pre> | ;get first count ;if 0, nothing to do ;get dest address |
| | 139 | ol address TIMECTL1 | .word | 808030н | ;timer 1 | control | 185 186 | | SUBI | 1, R1 | ;get first word ;count - 1 |
| | 140 141 | SERIAL0 ntrol TIMECTL2 | .word | 808042h 808020h | | CLKX port co | 187 188 | do_init | STI | R1 R0, *AR1++ | ;block copy |
| | 142 | RSTCTRL ers | .word | 601h | | control value for tim | 189 190 | 0 R1 | rDI rDI | *AR0++, R0 R0, R1 | ;move next count int |
| | 143 144 | PERIOD COUNT | .word .word | 808038h 55 | ;timer 1;period | . period value for ti | 191 | epeat | BNZD | do_init | ;if there is more, r |
| ļ | 145 | mer 1 SETCTRL | .word | 6c1h | ;set val | ue for timer | 192 | ss | LDI | *AR0++, AR1 | ;get next dest addre |
| | 146 147 | s RAM1 DUALSTART | .word | 809c00h 30000h | ;on chir ;temp va | ram area | 193 194 195 | | LDI SUBI | *AR0++, R0 1, R1 | <pre>;get next first word ;count - 1</pre> |
| | 148 149 | DUALEND DUALMEM | .word .word | 33300h 300BFh | ; change | | 195 | ; * * * * * * * * * * * * * * * * * * * | ******** | ******* | ******** |
| | 150 151 | REALSTART REALEND | .word .word | 31000H 32fffH | | | 197 | ; h | This code blo | ock copies all of the | variables placed at \$30000 |
| | 152 | ************************************** | **** | ****** | ******* | ****** | 198 | ; 00 | and moves the | em to the on chip memo | ry area at \$809c00 - \$80a0 |
| | 153 154 155 156 | ; initiali ; Reference ; | izes the | code sets up the set DSP hardware as | stack pointer and outlined in the | then Technical | 199 200 201 202 | init_do | LDI @DUAI LDI @RAM1 | START, ARO | |
| | 157 158 | _c_int00: | LDP | CODES | ;get pag | ge of stored | 203 204 | | LDI *AR0+ | | ince parallel instruction oming up must initialize R |

| Oct | 6 1993 | 3 14:39:55 RCVRADAP. | ASM Page 5 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP. | ASM | Page 6 |
|---------------------------------|---------|--|--|---------------------------------|-------------|---|---|-----------------------------------|----------------|
| 205 | 0 | | | 260 | | LDI ARO, R1 | . | ;& increment fl | ag pointer to |
| 206 | | RPTS DATALENGTH LDI *AR0++, R0 | | 261 | next | ADDI 1, R1 | | ;position in ta | ble. If BOTT |
| 208 209 210 211 | ;***** | ISTI RO, *AR1++ | ********* | 262 263 264 265 | OM of | CMPI @TABLE_T BNZ NORESET LDI @TABLE_T | | ;table reached ;to TOP | reset pointer |
| 212 213 214 | **** | LDI @DUALSTART, R6 LDI @DUALEND, R7 | ;clear DUAL memory ;\$30000>\$33300 | 266 267 268 269 | NORESET | STI R1, @CUR | nt R0 contains addr | ess of real data | value of the |
| 215 216 | | CALL CLEAR | | 270 | AG | SUBI 17, RO | | ;point to firs | t dibit of FL |
| 217 218 219 220 | | ldf 0, r0 ldi @RCVD_SIGNAL_ENERGY,ar0 stf r0, *ar0 | | 271 272 273 274 | | cmpi @CIRC_Bobge NO_ADJUS'addi Offfh, | Г | | |
| 221 222 | | LDI @CPC1I, R6 LDI @REALEND, R7 | | 275 | the | | ection of code is u | sed to check the | validity of |
| 223 224 | | CALL CLEARFLOAT | | 276 | red | ;FLAG found. | That is, it check | s if the flag fo | und has occur |
| 225 226 227 | | ldi @CPC2Q, r6 ldi r6, r7 addi 300h, r7 | | 277 278 279 | NO_ADJU | | of data thus result | ing in a false f | lag. |
| 228 229 | | call CLEARFLOAT | | 280 | oded | LDI @START_F | RAME, R1 | ;start add of 1 | ast frame dec |
| 230 | | LDI OFFFH, BK | ;set circular length of inpu | 281 | ded | LDI @STOP_FR | AME, R2 | ;stop add of la | st frame deco |
| 232 | t | | ;buffers | 282 283 | aca | LDI RO, R3 | | ;R3 = flag addr | ess |
| 233 234 235 | | OR 2H, IE OR 2000H, ST | <pre>;enable interrupt 1 ;enable global interrupts</pre> | 284 285 286 | | CMPI R1, R2 BP NO_CIRC_A ldi r2, r4 | DJUST | ;STOP > START? ;yes, no adjust | ment required |
| 236 237 238 | BOSS: | ldp DUAL | | 287 288 289 | | ADDI 1000H, i cmpi r4, r3 bp NO_CIRC_A | | ;NO, adjust for | circular |
| 239 240 241 | | ldi @STROBE_RCVR, r0 bnz GOAHEAD br BOSS | | 290 291 292 | | ADDI 1000H, | | ;buffer by addi ;length | ng circular |
| 242 243 244 245 246 | STROBET | HEHOST: ldp DUAL ldi 0, r0 sti r0, @STROBE_RCVR | | 293 294 295 296 297 | NO_CIRC | _ADJUST: ;IF (FLAG_A) ; FLAG ;OTHERWISE P | DD > START_FRAME & IS INVALID ROCESS DATA | FLAG_ADD < STO | P_FRAME) |
| 247 248 | | ldi 255, r0 sti r0, @STROBE_HOST | | 298 299 | | CMPI R1, R3 | | ;FLAG - START | |
| 249 250 251 | | br BOSS | | 300 301 302 | | BLE VALID CMPI R2, R3 BGE VALID | | ;FLAG - STOP | |
| 252 253 | GOAHEAD | : LDP CODES | | 303 | | BR BOSS | | | |
| 254 255 | er | | ;get latest found flag point | 304 305 306 | ;***** ; | A this point | ************************************** | ag and will now | **** select |
| 256 257 258 | BACKUP: | | k if flag found | 307 308 309 | ; VALID: | | ne user has chosen : | for the RCVR. | |
| 259 | ero | LDI 0, R1 STI R1, *AR0 | ;if found reset pointer to \boldsymbol{z} | 310 311 312 | | LDP DUAL LDI @MENU_OP! AND 3h, R1 | FION, R1 | | |

| Oc | t 6 1993 | 3 14:39:55 RCVRAD | AP.ASM Page 7 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP.ASM | Page 8 |
|--|--|---|---|--|---|---|---|---|
| 313 314 | | CMPI 1, R1 BZ MODE1 | | 369 | R1 | CALL QPSK1 | ;decode ch | nunk of length = |
| 315 316 317 318 319 320 321 | | CMPI 2, R1 BZ MODE2 CMPI 3, R1 BZ MODE3 BR VALID | | 370 371 372 373 374 375 | KI | | ;and place st | arting at AR2 |
| 322 | ;***** * | ********** | *********** | 376 377 | | ;Refresh sta | rt and stop frame pointers used i | in flag validati |
| 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 337 338 339 340 341 342 | ; MODE;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | This mode makes the rcvr siplace it at slot P1 0, and No decoding is done since, was performed. This mode a conditions of the system wire Requires: R0 = real data flag Modifies: R0, R1, R2, R3, R4, AR0, AR1, AR2 Returns: Nothing LDP DUAL LDI 0, R7 STI R7, @ACKO LDP CODES | it is assumed that no coding allows the ser to check the channe the no coding. If start R5, R6, R7 If insure ACKO is clear | 378 379 380 381 382 383 384 385 386 387 390 391 392 393 394 395 | ;***** **** | LDI @CURRENT STI R0, @STA ADDI 210H, R LDI @CIRC_TO CMPI R1, R0 BLT NO_SUB1 SUB1 1000H, .:STI R0, @STO LDI 1, R1 LDP DUAL STI R1, GACK LDP CODES BR BOSS ********************************** | C_START, R0 RT_FRAME 10 PP, R1 R0 PP_FRAME ; send an ACKO to HOST 10 ********************************* | PROGRAM |
| 344 345 346 347 348 349 350 351 352 | | LDI @FLAGOP1, R6 LDI @PACKETIHARDP1, R7 CALL CLEAR sti r0, @CURRENT_START LDI 16, R1 LDI @FLAGOP1, AR2 | ;clear slot 0 area of P1; | 398 399 400 401 402 403 404 | ; 96 bits ; ASM ; ; ; | convolved wi and constrai The frame | sumes that the frame rcvd contain th a rate 1/2 code given by polyn nt length K=5. 32 bits> flag 992 bits> convolved data | |
| 353 354 355 356 357 | K data | CALL HARDDECODE_CHUNK LDI @CURRENT_START, R0 ADDI 10H, R0 | ;slot to store decoded data ;decode chunk of length = R1 ;and place starting at AR2 ;transform DQPSK data to QPS | 405 406 407 408 409 410 411 | MODE2: | LDP DUAL LDI 0, R7 STI R7, @ACK LDP CODES LDI @FLAG0P1 | , R6 ;clear slot 0 | |
| 358 359 360 361 362 363 364 | NO_ADJ1 | CALL DQPSK_DEINT | 7h ralua | 412 413 414 415 416 417 | | LDI @PACKET1 CALL CLEAR sti r0, @CUR | HARDP1, R7 | |
| 365 366 367 368 | data | LDI @BUFP1, AR0 LDI @BUFP2, AR1 LDI 512, R1 LDI @PACKET0HARDP1, AR2 | ;Zk value ;Wk value ;hard decode flag ;slot to store decoded | 418 419 420 421 422 423 | | LDI 16, R1 LDI @FLAG0P1 CALL HARDDEC | ODE_CHUNK ; decode chunk | flag e decoded data c of length = R1 arting at AR2 |

| Oct | 6 1993 | 3 14:39:55 RCVR | ADAP.ASM Page | 9 Oc | t 6 1993 | 14:39:55 | RCVRADAP | .ASM | Page 1 |
|------------|----------|--|---|----------------|----------|------------------------------|--------------------|------------------|--------------|
| 424 425 | | IDI COUDDDIM OMIDM DO | | 481 | | | | | |
| 425 | | LDI @CURRENT_START, R0 ADDI 10H, R0 | transform DODGY 3-1- | 482 | | LDI 16, R1 | | ;hard decode fl | lag |
| 720 | K data | ADDI TON, KO | transform DQPSK data to | QPS 483 484 | | LDI @FLAG0P1 | ., AR2 | | |
| 427 | | cmpi @CIRC_TOP, r0 | | 485 | | CALL HARDDEC | ODE CHUNK | | |
| 428 | | BLT NO_ADJ2 | | 486 | | | | | |
| 429 430 | NO_ADJ2 | SUBI OFFFh, RO | | 487 | | LDI @CURRENT | | | |
| 431 | NO_ADQ Z | CALL DQPSK_DEINT | | 488 | 77 | ADDI 10H, RO | 1 | transform DQPS; | SK data to (|
| 432 | | onde sgron_bbini | | 489 | K data | cmpi @CIRC_T | OP ro | | |
| 433 | | LDI @BUFP1, ARO | ;Zk value | 490 | | BLT NO_ADJ | 01, 10 | | |
| 434 | | LDI @BUFP2, AR1 | ;Wk value | 491 | | SUBI OFFFh, | R0 | | |
| 435 436 | | LDI 512, R1 | | 492 | | | | | |
| 437 | | LDI @FLAG0P1, AR2 | | 493 494 | ·NO ADT | . IDT DA NDO | | | |
| 438 | | ADDI 1, AR2 | | 495 | , NO_ADO | : LDI RO, ARO LDI RO, AR1 | | real I values; | 3 |
| 439 | | LDI 7, R0 | | 496 | | ADDI 1000H, | AR1 | ;real Q values | |
| 440 | | STI RO, @ADDER_ONE_PUNC | | 497 | | , | | /rear & varace | |
| 441 442 | | STI RO, @ADDER_TWO_PUNC | | 498 | | LDF *AR0++(1 | | | |
| 443 | | CALL START_VITB | | 499 | | STF R2, @OLD | | ;initialize OLI | OI & OLDQ |
| 444 | | CABB START_VIID | | 500 501 | | LDF *AR1++(1 STF R2, @OLD | | | |
| 445 | | | | 502 | | SIF KZ, GOLL | ,Q | | |
| 446 | | | | 503 | | LDI @BUFP1, | AR3 | ;I | |
| 447 448 | | | | 504 | | LDI @BUFP2, | | ;0 | |
| 448 449 | | .Pofrach start and stan | from pointage and in 51. | 505 | | LDI 496, R4 | | ;length to d | lecode |
| 443 | on | ; Refresh start and stop | frame pointers used in flag valid | ati 506 507 | ; MORE: | | | | |
| 450 | | LDI @CURRENT_START, RO | | 508 | ; MORE: | LDF @OLDI, R | 10 | | |
| 451 | | STI RO, @START_FRAME | | 509 | | LDF @OLDQ, R | | | |
| 452 | | | | 510 | | LDF *AR0++(1 | | | |
| 453 454 | | ADDI 210H, R0 LDI @CIRC_TOP, R1 | | 511 | | LDF *AR1++(1 | .)%, R3 | | |
| 455 | | CMPI R1, R0 | | 512 513 | | PUSH R4 | | | |
| 456 | | BLT NO_SUB2 | | 514 | | POP R4 | NTIAL_PHASE_DECODI | NG | |
| 457 | | SUBI 1000H, R0 | | 515 | | STF R6, *AR4 | ++(1)% | ;Wk LSE | 1 |
| 458 | | | | 516 | | STF R7, *AR3 | ++(1)% | ;Zk MSE | |
| 459 | NO_SUB2 | :STI R0, @STOP_FRAME | | 517 | | | | | 1 symbol Zkv |
| 460 461 | | LDI 1, R1 | send an ACVO to Hoom phoonas | 518 | | amm no 6 | _ | or IQ | • |
| 462 | | LDP DUAL | send an ACKO to HOST PROGRAM | 519 520 | | STF R2, @OLD | | | |
| 463 | | STI R1, @ACKO | | 521 | | STF R3, @OLD SUBI 1, R4 | v. | | |
| 464 | | LDP CODES | | 522 | | BP MORE | | | |
| 465 | | BR BOSS | | 523 | | nop | | | |
| 466 467 | | | | 524 | | LDI @BUFP1, | | ;Zk value | |
| 468 | | LDP DUAL | ;insure ACKO is clear | 525 526 | | LDI @BUFP2, | AKI | ;Wk value | |
| 469 | | LDI 0, R7 | , insule ACRU Is Cledi | 527 | | LDI 64, R1 LDI @FLAG0P1 | AR2 | | |
| 470 | | STI R7, @ACKO | | 528 | | ADDI 1, AR2 | , | | |
| 471 | | LDP CODES | | 529 | | CALL START_V | ITB | | |
| 472 473 | | LDI @FLAGOP1, R6 | clear slot 0 area of P1; | 530 | | | | | |
| 474 | | LDI @PACKET1HARDP1, R7 CALL CLEAR | | 531 | | ;Refresh sta | rt and stop frame | pointers used in | flag valida |
| 475 | | CHEB CHEAR | | 532 | on | LDI @CURRENT | מם שמגשטי | | |
| 476 | | STI RO, @CURRENT_START | | 533 | | STI RO, @STA | | | |
| 477 | | LDI 496, R1 | ;496 dibits = 992 bits | 534 | | addi 200h, r | 0 | | |
| 478 | | | | 535 | | cmpi 3200h, | | | |
| 479 | | ;CALL DATA_CHUNK_FULL | ;insure all 496 dibits n ;before any further proce | | | blt NO_SUB | _ | | |
| 480 | | | | | | subi 1000h, | | | |

| | Oct | 6 1993 | 3 14:39:55 RCVR | ADAP.ASM | Page 11 | Oct | 6 1993 | 14:39:55 | RCVRAI | DAP.ASM | Page 12 |
|-----|---|---------------------------------|---|------------------------|--|--|--------|---|---------------------|---|----------------------|
| | 539 540 541 542 543 544 545 546 547 | | ;SUBI 1, AR2 ;LDI AR2, R6 ;STI R6, @STOP_FRAME LDI 1, R1 LDP DUAL STI R1, @ACK0 LDP CODES | ;send an ACKO to HOST | Γ PROGRAM | 597 598 599 600 601 602 603 604 605 | | LDP CODES LDI @PACKETO! LDI *AR1+, ! LDI *AR1, R1 LDI R1, R4 LDI @CRC_MAS AND R2, R4 LSH -5, R4 | R0 | | ;R4 = CRC |
| | 549 550 | | BR BOSS | | | 606 607 | ader | LDI 31, R2 AND R2, R1 | | ;mask ou | t TAIL & CRC from he |
| | 551 552 553 554 555 556 557 558 559 | ;***** *****; ; MODE ; | ADAPTIVE CPC DECODING This mode allows the reither a rate 1, 3/4 c | eceiver to decode a ra | ************************************** | 608 609 610 611 612 613 614 615 616 | | LDI @HEADBUF LDI @HIGH_MA LSH 16, R1 AND R0, R2, LSH -16, R3 OR R1, R3 LSH 16, R0 STI R0, *AR5 | SK, R2 R3 - | | |
| 104 | 560 561 562 563 564 565 566 567 | MODE3: | LDP DUAL LDI 8888, R7 STI R7, @ACK0 LDP CODES LDI @FLAGOP1, R6 LDI @PACKET1HARDP1, R7 CALL CLEAR | ;insure ACK(|) is clear O area of Pl | 617 618 619 620 621 622 623 624 625 626 | | LDP CODES LDI 17, R0 LDI @CRC_CCI LDI 2, R2 LDI @HEADBUF | TT, R1 | | |
| | 569 570 571 572 573 574 575 | | STI R0, @CURRENT_STARI LDI 16, R1 LDI @FLAGOP1, AR2 CALL HARDDECODE_CHUNK | ;hard decode | e flag | 627 628 629 630 631 632 | | PUSH R3 PUSH R2 PUSH R1 PUSH AR5 PUSH R0 | | | |
| | 576 577 578 579 580 581 | K data | LDI @CURRENT_START, RC ADDI 10H, R0 cmpi @CIRC_TOP, r0 BLT NO_ADJ SUBI OFFFh, R0 | | DQPSK data to QPS | 633 634 635 636 637 638 639 640 | | CALL _polydi SUBI 5, SP CMPI R0, R4 LDINZ 9999, ENZ NACK | R1 ; | if CRC fails se otherwise strip and decode data | info from header |
| | 582 583 584 585 586 587 588 | NO_ADJ: | CALL DQPSK_DEINT LDI @BUFP1, ARO LDI @BUFP2, AR1 LDI 64, R1 LDI @FLAGOP1, AR2 | ;Zk value ;Wk value | | 641 642 643 644 645 646 647 | | ldi @PACKET01 LDI *++AR0, 1 ldi r0, r1 AND 3, R0 and 12, r1 LDIZ 9999, R | HARDP1, AR0 R0 ; | get 2nd word of | - |
| | 589 590 591 592 593 | | ADDI 1, AR2 LDI 3fh, R0 STI R0, @ADDER_ONE_PUN STI R0, @ADDER_TWO_PUN | ic ic | | 648 649 650 651 | | BZ NACK LDP DUAL 1sh -2, r1 STI R1, @RAT | ; E ; | if rate is wron | a packet |
| | 594 595 596 | | CALL START_VITB ;HEADER SOFT DECODED A | .ND PLACED @ 300C1300 | DC2 | 652 653 654 655 | | LDP CODES | ; | get CPCi code t 1 - CPC1 2 - CPC2 | o use i=1, 2 |

| Oct | 6 1993 | 14:39:55 RCVI | RADAP.ASM | Page 13 | Oct (| 6 1993 14:39:55 | RCVRADAP.ASM | Page 1 |
|----------|---------|------------------------------|------------|---------|------------|-----------------------------|-----------------------|----------------|
| 56 | | | | | 716 | | | |
| 57 | | | | | | DECODE: | | |
| 58 | | | | | 718 | LDI @PACKETO | HARDP1, AR2 | |
| 59 | | LDI @BUFP1, ARO | | | 719 | ADDI 3, AR2 | ;leave blank word for | r CRC calc |
| 0 | | LDI @BUFP2, AR1 | | | 720 | | | |
| 61 | | 1007 (4 100 | | | 721 | | | |
| 62 | | ADDI 64, ARO | | | 722 | | | |
| 63 64 | | ADDI 64, AR1 | | | 723 | STI R1, @ADD | | |
| 65 | | CMPI 1, R1 | ;rate 1 | | 724 | STI R2, @ADD | | |
| 66 | | BZ RATE1 | ; race r | | 725 | LDI R3, R1 | ;BIT LENGTH TO DECODE | Е |
| 67 | | CMPI 2, R1 | ;rate 3/4 | | 726 727 | PUSH R7 | | |
| 8 | | BZ RATE75 | , race 3/4 | | 728 | PUSH R4 | | |
| 59 | | CMPI 3, R1 | ;rate 1/2 | | 729 | CALL START_V | TTB | |
| 0 | | BZ RATE50 | , race 1/2 | | 730 | ·CDC coloule | | |
| 71 | | LDI 9999, R1 | | | 731 | , CRC Calcula | tion for data packet | |
| 72 | | BR NACK | | | 732 | IDI ADACVEMO | מת מתחתו | |
| 3 | | | | | 733 | LDI @PACKET0 ADDI 2, AR3 | MARDEI, AKS | |
| 4 | RATE1: | | | | 734 | LDI 33, R0 | | |
| 5 | | LDI 896, R3 | | | 735 | LDI @CRC_32, | D1 | |
| 6 | | LDI 27, R4 | | | 736 | LDI @DATABUF | גם ומי | |
| 7 | | | | | 737 | POP R4 | ;# OF DATA W | anc |
| 8 | | CMPI 1, R0 | | | 738 | LDI R4, R2 | , π OF DATA W | JKDS |
| 79 | | LDIZ 15H, R1 | | | 739 | PUSH R4 | | |
| 30 | | LDIZ 2AH, R2 | | | 740 | 10011 114 | | |
| 31 | | LDIZ 100, R7 | | | 741 | PUSH R3 | | |
| 32 | | | | | 742 | PUSH R2 | | |
| 13 | | CMPI 2, R0 | | | 743 | PUSH R1 | | |
| 34 | | LDIZ 2AH, R1 | | | 744 | PUSH AR3 | | |
| 35 | | LDIZ 15H, R2 | | | 745 | PUSH RO | | |
| 36 | | LDIZ 200, R7 | | | 746 | | | |
| 37 | | BR DECODE | | | 747 | CALL _polydi | .V | |
| 38 | RATE75: | | | | 748 | | | |
| 39 | | LDI 672, R3 | | | 749 | SUBI 5, SP | | |
| 90 | | LDI 20, R4 | | | 750 | LDI @PACKETO | HARDP1, ARO | |
| 91 92 | | CMDT 1 DO | | | 751 | POP R4 | | |
| 93 | | CMPI 1, R0 | | | 752 | ADDI R4, ARC | | |
| 94 | | LDIZ 2dh, R1 | | | 753 | ADDI 2, ARO | | |
| 95 | | LDIZ 1bh, R2 LDIZ 100, R7 | | | 754 | LDI *ARO, R1 | • | |
| 6 | | HD12 100, K7 | | | 755 756 | POP R7 | | |
| 97 | | CMPI 2, RO | | | 757 | CMPI RO, R1 | | |
| 8 | | LDIZ 36h, R1 | | | 758 | LDIZ R7, R1 | | |
| 9 | | LDIZ 2dh, R2 | | | 759 | BZ ACK | | |
| 00 | | LDIZ 200, R7 | | | 760 | LDP DUAL | | |
|)1 | | BR DECODE | | | 761 | LDI @CODE, R | 20 | |
| 2 | RATE50: | | | | 762 | EDI GCODE, R | LU . | |
| 3 | , | LDI 448, R3 | | | 763 | LDP CODES | | |
|)4 | | LDI 13, R4 | | | 764 | LDI @SEQUENC | ਾਸ਼ਵ ਸ਼ੀ | |
| 5 | | | | | 765 | EDI GOLQUENC | DO, ILL | |
| 06 | | CMPI 1, R0 | | | 766 | | | |
| 07 | | LDIZ 3fh, R1 | | | 767 | CMPI 1, RO | if rate CDC | l load pointer |
| 08 | | LDIZ 3fh, R2 | | | 768 | LDIZ @CPC1I, | | sequence count |
| 9 | | LDIZ 100, R7 | | | 769 | LDIZ @CPC1Q, | | sequence count |
| 10 | | • | | | 770 | LDIZ 1, R2 | ***** | |
| 11 | | CMPI 2, R0 | | | 771 | 1, NA | | |
| 12 | | LDIZ 3fh, R1 | | | 772 | CMPI 2, RO | if rate opo | 2 load pointer |
| 13 | | LDIZ 3fh, R2 | | | 773 | LDIZ @CPC2I, | | sequence count |
| 14 | | LDIZ 200, R7 | | | 774 | LDIZ @CPC2Q, | | organisc court |
| | | BR DECODE | | | 775 | | | |

| Oct | 6 1993 | 3 14:39:55 | RCVRADAP | .ASM | Page 17 | Oct | 6 1993 | 14:39:55 | RCVRADAP.ASM | Page 18 |
|------------|-----------|---------------------------|----------------------|---------------|---------|------------|---------|---------------------------|-------------------------------------|---------------|
| 889 | | LDF *AR2++, | R3 | ;R3 = I2 | | 949 | | LDI @CRC_32 | . R1 | |
| 890 | | | | | | 950 | | LDI @DATABU | | |
| 891 | OVER2: | TSTB @ADDER | _TWO_PUNC, R1 | | | 951 | | POP R2 | | |
| 892 | | LDFZ 0, R4 | | | | 952 | | PUSH R2 | | |
| 893 | | BZ OVER3 | | | | 953 | | | | |
| 894 | | LDF *AR1++, | R4 | ;R4 = Q1 | | 954 | | PUSH R3 | | |
| 895 | | | | | | 955 | | PUSH R2 | | |
| 896 | OVER3: | | _2PRIME_PUNC, R1 | | | 956 | | PUSH R1 | | |
| 897 | | LDFZ 0, R5 | | | | 957 | | PUSH AR3 | | |
| 898 899 | | BZ OVER4 | D.E. | 25 00 | | 958 | | PUSH RO | | |
| 900 | | LDF *AR3++, | KS | ;R5 = Q2 | | 959 | | | | |
| 901 | | | | | | 960 | | CALL _polyd: | iv | |
| 902 | OVER4: | | | | | 961 | | | | |
| 903 | OVER4: | ADDF R2, R3 | | | | 962 | | SUBI 5, SP | | |
| 904 | | ADDF R4, R5 | | | | 963 | | LDI @PACKET(| JHARDP1, ARO | |
| 905 | | ADDI NA, NO | | | | 964 965 | | POP R2 | | |
| 906 | | STF R3, *AR | A + + | | | | | ADDI R2, AR | J | |
| 907 | COMBINE | STF R5, *AR | | | | 966 967 | | ADDI 2, ARO | | |
| 908 | 001121112 | | 3 | | | 968 | | LDI *ARO, RI | | |
| 909 | | :clear memo | ry at PACKETOHARDP1 | | | 969 | | and @MASK1, | | |
| 910 | | LDI @PACKET | | | | 970 | | and @MASK1, | r.t | |
| 911 | | ADDI 3, R6 | | | | 971 | | CMPI RO, R1 | | |
| 912 | | LDI @PACKET | 1HARDP1, R7 | | | 972 | | BZ CLEAN_COM | MDIME | |
| 913 | | CALL CLEAR | | | | 973 | | LDI 6666, R | | |
| 914 | | | | | | 974 | | BR NACK | ı | |
| 915 | | ;viterbi de | code rate 1/2 combin | ned sequences | | 975 | | DI WACK | | |
| 916 | | | | | | 976 | CLEAN_C | OMBINE: | | |
| 917 | | ldp CODES | | | | 977 | 3 | LDP CODES | | |
| 918 | | ldi @BUFP1, | | | | 978 | | LDI 0, R1 | | |
| 919 | | ldi @BUFP2, | | | | 979 | | STI R1, @SEG | DUENCES | |
| 920 | | | OHARDP1, ar2 | | | 980 | | LDI 300, R1 | - | |
| 921 | | addi 3, ar2 | | | | 981 | | BR ACK | | |
| 922 | | | | | | 982 | | | | |
| 923 | | * D * O 61 - D 0 | | | | 983 | | | | |
| 924 | | LDI 3fh, RO | | | | 984 | | ;Refresh sta | art and stop frame pointers used in | flag validati |
| 925 | | STI RU, @AD | DER_ONE_PUNC | | | | on | | | |
| 926 927 | | STI RU, @AD. | DER_TWO_PUNC | | | 985 | ACK: | | | |
| 928 | | I DD DIIM | | | | 986 | | ;LDI 1, R1 | | |
| 929 | | LDP DUAL | D.7 | | | 987 | | LDP DUAL | | |
| 930 | | LDI @RATE, : ldp CODES | K/ | | | 988 | | STI R1, GACE | K0 | |
| 931 | | CMPI 1, R7 | | | | 939 | | LDP CODES | | |
| 932 | | ldiz 896, r | 1 | | | 990 | | ldi @BUFP1, | rb | |
| 933 | | CMPI 2, R7 | 1 | | | 991 | | ldi r6, r7 | | |
| 934 | | ldiz 672, r | 1 | | | 992 993 | | addi Oeffh, | | |
| 935 | | CMPI 3, R7 | - | | | 993 | | call CLEARFI | JOAT | |
| 936 | | ldiz 448, r | 1 | | | 994 995 | | 14: 000000 | | |
| 937 | | 1410, 1 | - | | | 995 | | ldi @CPC2Q, ldi r6, r7 | 1.0 | |
| 938 | | | | | | 997 | | addi 300h, | r7 | |
| 939 | | CALL START_ | VITB | | | 998 | | call CLEARFI | | |
| 940 | | | | | | 999 | | CGII CHEARFI | T/U t | |
| 941 | | ;check CRC | again | | | 1000 | CLEANER | , | | |
| 942 | | | = | | | 1001 | ~ | LDI @CURRENT | T START RO | |
| 943 | | | | | | 1002 | | STI RO, @STA | ART FRAME | |
| 944 | | ;CRC calcul | ation for data packe | et | | 1003 | | addi 210h, 1 | | |
| 945 | | | - | | | 1004 | | ldi @CIRC_TO | | |
| 946 | | | OHARDP1, AR3 | | | 1005 | | cmpi r1, r0 | · • - = | |
| 947 948 | | ADDI 2, AR3 | | | | 1006 | | blt NO_SUB | | |
| | | LDI 33, R0 | | | | 1007 | | subi 1000h, | | |

| Oc | 6 1993 | 3 14:39:55 RCVRADAP | ASM Page 23 | Oct | 6 1993 14:39:55 | RCVRADAP.ASM | Page 24 |
|--|----------------------------|--|--|--|---|---|---|
| 1234 1235 1236 1237 1238 1239 1240 1241 1242 | *** ; and ORe ; ints ; ; ; | This section of code uses a shied with the most recent decoded discompared to the flag and if it to the occurrence of this flag the FLAG_ADDRESS_TABLE. Requires: R0 = contains most recembed. | ift register which is shifted bit. This register is then matches the address which poi (in real data) is saved in | 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 | TSTB 1, R4 BZ OVER ADDI 1, R6 OVER: LSH -1, R3 LSH -1, R4 SUBI 1, R7 BP TEST SUBI R5, R6 CMPI @THRESH BGE FLAG FOU | OLD, R6 | Page 24 |
| 1243 1244 1245 1246 1247 1248 1250 1251 1252 1253 1254 | ; ; ; FLAG_CH | R0, R1, AR2 Returns: Nothing HECKER: LDI @FLAG_TO_BE, R1 LSH -2, R1 LSH 30, R0 OR R0, R1 STI R1, @FLAG_TO_BE lsh -8, R1 | ;load current decoded word ;shift word right by 2 ;shift dibit left by 30 ;OR dibit with current word | 1298 1299 1300 1301 1302 1303 1304 1305 1306 | BR ENDS; ;**************** ; This section k ; data given: ; Requires: ; AR0 ; AR1 ; AR1 ; AR2 | ********** of code is responsible for har = start of MSB data Zk Q = start of LSB data Wk I = length to decode in Dibits = where to place hard data | ************************************** |
| 1256 1257 1258 | n | CMPI @FLAG_COMP, R1 ;BNZ ENDS BNZ CORRELATE | <pre>;compare word to flag patter ;if no match, then return</pre> | 1309 | <pre>; Modifies: ; R1, ; AR0, ; Returns:</pre> | R2, R3, R4, R5, R6, R7 AR1, AR2 hing | |
| 1259 1260 1261 1262 1263 1264 1265 | FLAG_FC | DUND: LDI @FLAG_ADDRESS_TABLE, AR2 LDI @REAL_IBIT_POINTER, R0 STI R0, *AR2++ LDI AR2, R0 CMPI @TABLE_BOTTOM, R0 | <pre>;yes, flag found ;get address location of fla ;store in FLAG_ADDRESS_TABLE ;if FLAG_ADDRESS_TABLE reach</pre> | 1313 1314 | QPSK1: LDI 16, R4 MORE_DIBITS1: LDF *AR0++, LDF *AR1++, PUSH R1 PUSH R4 | | |
| 1266 1267 1268 1269 1270 1271 1272 | ed UPDATE_ ENDS: | BNZ UPDATE_TABLE LDI @TABLE_TOP, R0 TABLE: STI R0, @FLAG_ADDRESS_TABLE RETS | ;bottom of buffer ;reset to top of buffer | 1321 1322 1323 1324 1325 1326 | CALL QPSK2 POP R4 POP R1 LDI *AR2, R2 ion LSH -2, R2 | ;hard decod; | e it t @ current locat |
| 1273 1274 1275 1276 1277 1278 | CORRELA its | ATE: LDI @FLAG_COMP, R2 XOR R1, R2, R3 NOT R3, R4 LDI 0, R5 LDI 0, R6 | ;R3 = negative 1's ;R4 = positive 1's ;R5 = number of negative 1 b ;R6 = number of positive 1 b | 1328 1329 1330 1331 1332 1333 1334 1335 1336 | LSH 30, R0 OR R0, R2 STI R2, *AR2 SUBI 1, R4 BNZ NO_MEM_I ADDI 1, AR2 LDI 16, R4 | ;decrement | dibit count memory pointer it count |
| 1282 1283 1284 | TEST: | LDI 24, R7 TSTB 1, R3 BZ LOOK_POS ADDI 1, R5 SS: | ;correlate for 24 bit length | | NO_MEM_INC1: SUBI 1, R1 BNZ MORE_DIB RETS | ;length = 0; ;length = 0; ;no, brance; ;retur | h back |

| Oct | 6 1993 | 14:39:55 RCVRADAP.ASM | Page 25 | Oct | 6 199 | 3 14:39:55 | RCVRADAP.AS | SM Pa | ge 26 |
|--------------|--------------|--|------------|--------------|---------|------------------------------|---|---------------------------|-----------|
| | *** | | | 1400 | ; | | | | <u> </u> |
| 1343 | ; | This section of code is responsible for the actual | hard deco | 1401 | ; | Deinterleave | r currently set for 25 | 6 bit blocks | |
| 1344 | ding ; | It references Wk and Zk and uses these real values | | 1402 | | which is 8 R | OWS by 16 COLUMNS of s | YMBOLG | |
| | ; | which dibit was sent. | to decide | 1403 1404 | ; | can handle u | p to 256 bit block if | a _. larger | |
| 1346 | ; | made albert made bond, | | 1405 | ; | to handle th | ired the DSP board req e operation and FREE1 | uires more memory | |
| 1347 | ; | Requires | | 1406 | ; | changed to r | eflect the increase in | memory as well as | |
| | ; | R6 = Wk R7 = Zk | | 1407 | ; | the MAP.CMD | file used for compilin | g and linking. | |
| | ; | Modifies: | | 1408 1409 | DQPSK_ | DETNT. | | | |
| 1351 | | R6, R7 | | 1410 | DQF5t(| LDI RO, ARO | : r | eal I values | |
| 1352 | ; | Returns: | | 1411 | | LDI RO, AR1 | , 1 | cai i vaides | |
| 1353 1354 | <i>:</i> | R0 = dibit received | | 1412 | | ADDI 1000H, | AR1 ;r | eal Q values | |
| | OPSK2: | | | 1413 1414 | | LDF *AR0++(1 | 19 52 | | |
| 1356 | - | ; if $(Wk > 0 \& Zk > 0)$ | | 1415 | | STF R2, @OLD | | nitialize OLDI & OLD | 20 |
| 1357 | | CMPF 0, R6 | | 1416 | | LDF *AR1++(1 | | micialize Obbi & Obb | , Q |
| 1358 1359 | | BLE L11 CMPF 0, R7 | | 1417 | | STF R2, @OLD | 2 | | |
| 1360 | | BLE L11 | | 1418 1419 | | LDI @BUFP1, | 3 D 2 | _ | |
| 1361 | | ; dibit is decoded as 3 | | 1420 | | LDI @BUFP1, | | ; I ; O | |
| 1362 | | LDI 3, RO | | 1421 | | ldi 512, r4 | | , 2 | |
| 1363 1364 | | RETS | | 1422 | | ;LDI 496, R4 | | ;length to decode | |
| 1365 | L11: | ; else if $(Wk > 0 \& Zk < 0)$ | | 1423 1424 | MORE: | | | | |
| 1366 | | CMPF 0, R6 | | 1425 | MOKE: | LDF @OLDI, R | 0 | | |
| 1367 1368 | | BLE L12 | | 1426 | | LDF @OLDQ, R | 1. | | |
| 1369 | | CMPF 0, R7 BGE L12 | | 1427 | | LDF *AR0++(1 | | | |
| 1370 | | ;dibit is decoded as a 2 | | 1428 1429 | | LDF *AR1++(1 PUSH R4 |)*, R3 | | |
| 1371 | | LDI 2, RO | | 1430 | | | NTIAL_PHASE_DECODING | | |
| 1372 1373 | | RETS | | 1431 | | POP R4 | | | |
| 1374 | L12: | ; else if $(Wk < 0 \& Zk > 0)$ | | 1432 1433 | | STF R6, *AR4 STF R7, *AR3 | ++(1)% | ;Wk LSB | |
| 1375 | | CMPF 0, R6 | | 1434 | | SIF KI, "AKS | ++(1)6 | ;Zk MSB ;branch symbol | 7 letitle |
| 1376 | | BGE L13 | | 1435 | | | | ; or IQ | . ZKWK |
| 1377 1378 | | CMPF 0, R7 BLE L13 | | 1436 | | STF R2, @OLD | | , - | |
| 1379 | | ;dibit is decoded as a 1 | | 1437 1438 | | STF R3, @OLD SUBI 1, R4 | 2 | | |
| 1380 | | LDI 1, RO | | 1439 | | BP MORE | | | |
| 1381 1382 | | RETS | | 1440 | | | | | |
| 1383 | L13: | Otherwise dibit is decoded as a 0 | | 1441 1442 | | .AT THE DOL | NO 71- WALLES ADD TO CO | HED 1 33 PD 11 3 PD 0 | |
| 1384 | | LDI 0, R0 | | 1443 | | ,AI INIS PUL | NT Zk VALUES ARE AT @B | OFFI AND WK AT @BUFP | '2 |
| 1385 | | RETS | | 1444 | | ; DEINTERLEAV | E THE DATA | | |
| 1386 | ;***** ** | ^^^^^ | ****** | 1445 | | | | | |
| 1387 | | | | 1446 1447 | | LDI @FREE1, : LDI R6, R7 | Кб | | |
| 1388 | ; | This code transforms real DQPSK data to real QPSK | data and | 1448 | | ADDI 600H, R | 7 | | |
| 1389 1390 | ; | then deinterleaves the data placing it @BUFP1 and | @BUFP2 | 1449 | | CALL CLEARFL | | | |
| | ; | for either hard decoding by QPSK or soft decoding. | | 1450 | | | | | |
| 1392 | | | | 1451 1452 | | LDI @BUFP1, | A P O | | |
| 1393 | ; | Requires: | | 1453 | | LDI @BUFP2, | | | |
| | ï | R0 = start address of real I data in recei | ver buffer | 1454 | | LDI @FREE1, | AR2 | | |
| 1395 1396 | ; | Returns: | | 1455 1456 | | LDI @FREE2, | AR3 | | |
| 1397 | ; | BUFP1 contains Zk real values MSB | | 1456 | | LDI 0, RO | σ. | 0 is block count <= | 0 |
| 1398 | ; | BUFP2 contains Wk real values LSB | | 1458 | KEEP_DI | | ; R | o is block count <= | 0 |
| 1399 | 7 | | | 1459 | _ | LDI 0, R1 | ; R | 1 = ROW = 0, 1, 2, 3 | |

_

| Oct | 6 1993 | 3 14:39:55 | RCVRADA | P.ASM | Page 27 | Oct | 6 1993 14:39:55 | RCVRADAP. | ASM Page 28 |
|--|-----------|--|---------------------------------------|--|---------------|--|--|----------------------|---|
| 1460 1461 1462 1463 1464 1465 1466 | SYMBOL: | LDI 0, R2 LDI R2, R3 MPYI DEINT_R ADDI R1, R3 LDI R3, IR0 | ROW, R3 | ;R2 = COLUMN = ;R3 = SYMBOL | 0,1,2,3,,15 | 1516 1517 1518 1519 1520 1521 1522 1523 | ADDI 1, RO LDI RO, R3 MPYI DEINT_E ADDI R3, ARC ADDI R3, ARC | BLOCK, R3 | ;BLOCK COUNT++ |
| 1468 1469 1470 1471 | ed ved | LDF *AR0++, LDF *AR1++, STF R4, *+AR STF R5, *+AR | R5 R2(IR0) | <pre>;pick the symbol f: ;buffer and place ;buffer</pre> | | 1524 1525 1526 1527 1528 | CMPI BLOCKS, INT BNZ KEEP_DEI | | ;BLOCK COUNT<=7 KEEP DE |
| 1472 1473 1474 1475 1476 1477 1478 1479 | | ADDI 1, R2 CMPI 16, R2 BNZ SYMBOL ADDI 1, R1 LDI 0, R2 CMPI DEINT_R | ROW, R1 | ;COLUMN++ ;IF COLUMN<=15 (;ROW++ ;COLUMN = 0 | GOTO SYMBOL | | ** | beginning of the Vit | erbi decoding algorithm. |
| 1480 1481 1482 1483 1484 1485 1486 | | BNZ SYMBOL ;1 128BIT BL | LOCK DEINTERLEAVE FER IT CAME FROM | ;IF ROW<=3 GOTO D AND READY TO BE CO | | 1536 1537 1538 1539 1540 | LDI 32, RO STI RO, @PUN LDI 2, RO STI RO, @DEE ize trellis LDI 0, RO | | ;used to intial |
| 1487 1488 1489 1490 1491 1492 | @BUFP2 | LDI @BUFP2, LDI R0, R1 MPYI DEINT_B ADDI R1, AR0 ADDI R1, AR1 | AR1 BLOCK, R1) | ;Adjust the poin | nters @BUFP1, | 1542 1543 1544 1545 1546 1547 1548 | STI R0, @FOF subi 4, r1 PUNC: LDI 0, R0 CMPI 5, R1 LDILE OFFFFF | | ;length-4 |
| 1493 1494 1495 1496 1497 1498 1499 | ock bel | LDF *AR2++, LDF *AR3++, ow ldi DEINT_BL SUBI 1, RC RPTB DEINT | R7 | ;preload register; is executed | ers before bl | 1549 1550 1551 1552 1553 1554 1555 1556 | LDI @PUNC_CC MPYI 2, RO CMPI 64, RO LDIZ 1, RO STI RO, @PUN TSTB @ADDER | | |
| 1500 1501 1502 1503 1504 | DEINT: | LDF *AR2++, STF R6, *AR0 LDF *AR3++, STF R7, *AR1 |)++ R7 | | | 1557 1558 1559 1560 1561 | LDFZ 0, R2 BZ GET_Q_VAL LDF *AR0++, GET_Q_VALUE: | JUE R2 | ;stuff zero as I value ;get I value from data |
| 1505 1506 1507 1508 1509 1510 | | ;clear @FREE LDI @FREE1, LDI R6, R7 ADDI 600H, R CALL CLEARFL | R7 | | | 1562 1563 1564 1565 1566 1567 | TSTB @ADDER_ LDFZ 0, R3 BZ SKIP_OVER LDF *AR1++, | ₹ | ;stuff zero as Q value ;get real Q value from data |
| 1511 1512 1513 1514 1515 | | LDI @BUFP1, LDI @BUFP2, LDI @FREE1, LDI @FREE2, | AR1 AR2 | | | 1568 1569 1570 1571 1572 | ;LDF *AR0++(;LDF *AR1++(;SKIP_OVER: | | ;get real I value ;get real Q value |

| Oct | 6 1993 | 3 14:39:55 RC V | /RADAP.A | SM | Page 29 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP | .ASM | Page 30 |
|--|-------------------|---|----------|---|--|--|----------|---|------------------------------|-----------------------------------|---------------|
| 1573 1574 | | LDI 16, R0 LDI @FORCE_END_ZERO | OS, R4 | :force zero | o for last 5 symbo | 1627 | state | ldi *-ar3(2) | , r4 | ;top partial met | ric previous |
| 1575 | ls | DD1 01 01.0D_DIND_DD1.0 | , | , roice Zeic | FOI TASE 3 SYMDE | 1628 | us state | ldi *+ar3, r | 6 | ;lower partial | metric previo |
| 1576 1577 1578 1579 1580 1581 1582 | | LDINZ 16, R0 STI R0, @PATH ;LDFNZ -7.07E-1, R3 LDI @DEEP, R0 CMPI 16, R0 BLE INIT_VITB | ;if | trellis is | s not initialized ep then call init | 1629 1630 1631 1632 1633 | as seas | PUSHF R3 PUSH R3 PUSHF R2 PUSH R2 | | | |
| 1583 | _vitb | _ | | | | 1636 1637 | | CALL FIND_CO | RRECT_SURV | | |
| 1584 1585 | deep. | ;At this point the | | | | 1638 1639 | | ;CMPF R5, R7;BGT UPPER_BI | | ;R7 - R5 ;R7 > R5 choos | e upper branc |
| 1586 | е | ;That is there are ;repeat process of | | | | 1640 | h | כמגיי+ זמו. | D.A. | | |
| 1587 | ial | ;metrics, and decod | | os pacino, | carculating part | 1642 | ch | ;LDI *++AR3, ;CALL FIND_CO | | ;R7 < R5 choc ;R5 >= R7 choc | |
| 1588 1589 1590 | | LDI 0, RO | | | | 1643 | ch | | | , 113 / 117 CHOC | se lower bran |
| 1591 1592 1593 | TOP: | ; SUBI 4, R1 LDI r0, R4 | | ;R1 = leng calculate | offset to add to | 1644 1645 1646 1647 | ONWARD: | POP R2 POPF R2 POP R3 POPF R3 | | | |
| 1594 1595 1596 1597 1598 | base ad | dr MPYI 7, R4 LDI @STATE_TABLE, A ADDI R4, AR3 LDF *++AR3, R4 | ; | add offset : :R4 = Ri' | to base addr Ri'Rq' | 1648 1649 1650 1651 1652 1653 | | ADDI 1, RO CMPI @PATH, I BN TOP | RO | ;repeat for | all 32 paths |
| 1599 1600 1601 1602 1603 | ;This i | LDF *++AR3, R5 LDF *++AR3(2), R6 LDF *++AR3, R7 s the short cut metr | | R5 = Rq' ; ;R6 = Ri" ;R7 = Rq" | / / Ri " Rq" O/ | 1654 1655 1656 1657 1658 | | LDI @SURV_STA LDI @NEXT_16 LDI 15, RC RPTB BLOCK5 | ATE_TABLE, AR4 _SURV, AR5 | ;update survivo | rs |
| 1604 1605 1606 1607 | ; ; ; | MPYF R2, R4 MPYF R3, R5 ADDF R4, R5 negf r5 | | ;R5 = top | partial metric | 1659 1660 1661 1662 | | LDT *AR5++, F STI R2, *AR4- LDF *AR5++, F | ++ | | |
| 1608 1609 1610 | ; | MPYF R2, R6 MPYF R3, R7 | | | • | 1663 1664 1665 | | STF R2, *AR4- | ++ | | |
| 1611 1612 1613 | ; ; ;This i | ADDF R6, R7 negf r7 s the distance squar | | ;R7 = bott | om partial metric | 1667 1668 | BLOCK5: | STI R2, *AR4- ADDI 1, AR4 | ++ | | |
| 1614 1615 1616 1617 | | subf r2, r4 subf r3, r5 mpyf r4, r4 mpyf r5, r5 | | | | 1669 1670 1671 1672 | | | | | |
| 1618 1619 | | addf r4, r5 | | | | 1673 1674 | | LDI @SURV_STA | ATE_TABLE, AR3 | ;find smallest | accum metric |
| 1620 1621 1622 1623 | | subf r2, r6 subf r3, r7 mpyf r6, r6 | | | | 1675 1676 1677 | | LDF *++AR3, F ldi ar3, ar4 RPTB BLOCK6 | | ;R2 = accumulat ;ar4 = address | |
| 1624 1625 1626 | | mpyf r7, r7 addf r6, r7 | | | | 1678 1679 1680 1681 | BLOCK6: | LDF *++AR3(4) CMPF R3, R2 LDFGT R3, R2 LDIGT AR3, AF | | ;R2-R3 ;R2 > R3 so tak | e r3 as min |

| Oct | 6 1993 | 3 14:39:55 | RCVRADAP. | ASM Page 31 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP. | ASM Page 3 |
|--------------------------------------|---------|---|----------------------|---|--------------------------------------|---------------|---|-------------------------------|---|
| 1682 1683 1684 | metric | ;At this poir | nt R2 = minimum met: | ric & AR4 the address of this | 1739 | | LDI 0, R2 LDF 0, R3 RPTB BLOCK7 | | |
| 1685 | У | LDI *AR4, F | R3 | ;R3 = output bit path histor | 1740 1741 1742 | | STI R2, *AR | | |
| 1686 1687 1688 1689 | - | AND 1, R3 LDI @BIT_COUN LSH R4, R3 ldi *ar2, r5 | NT, R4 | ;R3 = output bit | 1742 1743 1744 1745 1746 | BLOCK7: | STF R3, *AR3 STI R2, *AR3 STI R2, *AR3 LDI -27, R2 | 3++ | |
| 1690 1691 1692 1693 1694 | | OR R3, r5 sti r5, *ar2 ADDI 1, R4 CMPI 32, R4 | NINE DECLE | | 1747 1748 1749 1750 | | STI R2, @BIT | F_COUNT | |
| 1695 1696 1697 1698 | NO_BIT_ | BNZ NO_BIT_CO LDIZ 0, R4 ADDI 1, AR2 COUNT_RESET: STI R4, @BIT_ | | | 1751 1752 1753 1754 | | ;This section | on of code is usedto | initialize the viterbi dec |
| 1699 1700 1701 | last | SUBI 1, R1 | | ;length -1;could add force to zero for;5 data bits???? | 1757 1758 | er INIT_VI | LDI @STATE_7 LDI @SURV_S7 | TABLE, AR4 TATE_TABLE, AR3 | |
| 1703 1704 1705 1706 | | BNZ PUNC | | | 1761 1762 | TOP2: | LDI 0, R0 ;ADDI 1, AR2 LDI *+AR3(2) | | get last state of current; |
| 1707 | ding | ;Input data i | s finished so clear | n up and wrap up Viterbi deco | 1 | a match | LDI *++AR4(3 | 3), R7 | ;compare to state table fo |
| 1709 1710 1711 | | LDI *AR4, R3 LSH -1, R3 | | <pre>;get path history ;lose first bit which was ;output just above</pre> | 1764 1765 1766 | metric | CMPI R6, R7 CALLZ INIT_N LDI *++AR4(3 | | ;if matches calculate bran |
| 1712 1713 1714 1715 | | ;NEGI R4, R5 LDI R3, R6 ;addi 1, r4 | | negate bit count; | 1767 1768 1769 | | CMPI R6, R7 CALLZ INIT_N | | ;repeat for lower branch |
| 1716 1717 1718 1719 | | LSH R4, R3 ldi *ar2, r7 OR R3, r7 sti r7, *ar2+ | .+ | ;shift path history ;before writing to buffer | 1770 1771 1772 1773 1774 | | ADDI 1, R0 CMPI 16, R0 addi 1, ar4 BNZ TOP2 | | |
| 1720 1721 1722 | utput | LDI 33, r5 SUBI R5, R4 | | ; check if any more bits to c | 1777 | | LDI 0, R3 LDI 15, RC | CATE_TABLE, AR3 | <pre>;copy next state fields to ;last state fields of ;SURV_STATE_TABLE</pre> |
| 1723 1724 1725 | | bp CLOSE ldi *ar2, r7 | | | 1778 1779 1780 1781 | | RPTB BLOCK2 LDI *++AR3(3 STI R3, *AR3 STI R2, *-AF | ş | |
| 1726 1727 1728 | | LSH R4, R6 OR R6, r7 sti r7, *ar2 | | 1782 1783 1784 | BLOCK2: | ADDI 1, AR3 | | ;make sure the proper numb | |
| 1729 1730 1731 | CLOSE: | ;reset the su | rvivor table to or: | iginal values | 1785 1786 | | MPYI 2, R2 | | of survivors is initialize |
| 1732 1733 1734 | | ;ldi *+ar4, r ;ldi @TROUBLE ;sti r6, *ar4 | 16, ar4 | | 1787 1788 1789 | for | STI R2, @DEE | ΣP | ;the first 4 branches ;will be (2, 4, 8, 16) |
| 1735 1736 | | LDI @SURV_STA LDI 15, RC | TE_TABLE, AR3 | | 1790 1791 | | CMPI 16, R2 BGT PUNC | | |

| Oct | 6 1993 | 14:39:55 | RCVRADAP.ASM | Page 33 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP | .ASM | Page 34 |
|--|---------|---|---|---|---|---------|---|-------------------------------------|---------------------------------------|-----------------|
| 1792 | survivo | MPYI 2, R2 | ;copy al | ll 5 fields for each | 1846 1847 | | ;R7 lower par | rtial metric | | |
| 1793 1794 1795 1796 1797 1798 | | LDI @SURV_STA LDI AR3, AR4 ADDI R2, AR4 LDI *AR3++, R SUBI 1, R2 RPTS R2 | | | 1848 1849 1850 1851 1852 1853 | | LDI 15, RC LDI @SURV_STA LDI *++AR4(2) RPTB BLOCK4 | ATE_TABLE, AR4), R3 | ;load last sta | ate of SURV |
| 1799 1800 | 1 | LDI *AR3++, R STI R3, *AR4+ | | | 1854 | anch | CMPI R4, R3 | | ;cmp to last : | state of top br |
| 1801 1802 1803 | | BR PUNC | ;go bac} | k for more data | 1855 1856 | branch | ldiz ar4, ar5 cmpi r6, r3 | 5 | <pre>;top branch ;cmp to last :</pre> | state of lower |
| 1804 1805 | INIT_ME | LDF *-AR4(2), | | ;R4 = state table I | 1857 1858 | Dranen | ldiz ar4, ar6 | 6 | ;lower branch | |
| 1806 1807 1808 1809 | | LDF *-AR4, R5; MPYF R2, R4; MPYF R3, R5; ADDF R4, R5 | • | ;R5 = state table Q ;R5 = partial metri | 1859 1860 1861 1862 | BLOCK4: | NOP LDI *++AR4(4) |), R3 | get next last; | : state |
| 1810 1811 | С | ;negf r5 | | | 1863 1864 1865 | | ;AR5 address ;AR6 address | of last state for of last state for | top branch lower branch | |
| 1812 1813 1814 1815 | | subf r2, r4 subf r3, r5 mpyf r4, r4 | 1866 1867 1868 1869 | | LDF *-AR5, R4 mpyf BETA, r4 mpyf ONE_MINU | 4 | | | | |
| 1816 1817 | | addf r4, r5 | | | 1870 | anch me | ADDF R4, R5 | | ;r5=accum met: | ric with top br |
| 1818 1819 1820 1821 | ric of | mpyf BETA, r4 | | <pre>;get accumulated met ;current survivor</pre> | 1871 1872 1873 1874 | | LDF *-AR6, R6 mpyf BETA, r6 mpyf ONE_MINU | 5 | | |
| 1822 1823 1824 | | mpyf ONE_MINU ADDF R4, R5 | S_BEIA, IS | ;add branch metric | 1875 1876 | branch | ADDF R6, R7 | | ;R7=accum met: | ric with lower |
| 1825 | metric | STF R5, *AR3 | | ;update accumulated | 1877 1878 | | CMPF R5, R7 | | ; R7 - R5 | |
| 1826 1827 | | LDI *AR3, R LSH -1, R4 | 24 | <pre>;get output history ;R4 >> 1</pre> | 1879 1880 | 5 | BGT UPPER_BRA | ANCH | ;R7 > R5 choos | se top branch R |
| 1828 1829 | >=8 | LDI 0, R5 CMPI 8, R0 | | ;output "0" ;if R0=current state | 1881 1882 | R7 | ldi ar6, ar4 | | :R5 > R7 choos | se lower branch |
| 1830 1831 1832 | | LDIGE @BIT_MA | SK, R5 | ;then output "1" | 1883 1884 | 107 | CALL UPDATE_S RETS | SURV | | |
| 1832 1833 1834 | | STI R4, *AR3 STI R0, *++AR | 3 (3) | ;update path history ;save next state | 1885 1886 1887 | UPDATE_ | | correct survivor : | so now we undate | . i+ |
| 1835 1836 | | ADDI 1, AR3 | | ;move to next surviv | 1888 1889 | | ;R7 = accumul | | so now we update | : 10 |
| 1837 | or | RETS | | | 1890 1891 | | | tate SURV_TABLE | | |
| 1838 1839 1840 1841 | FIND_CO | ;This next se RRECT_SURV: | ection is used to find the o | correct survivor | 1892 1893 1894 | o base | LDI @NEXT_16_ LDI R0, R3 MPYI 3, R3 add | _SURV, AR5 | ;get (| offset to add t |
| 1842 1843 1844 1845 | | ;R5 top parti | e for top partial metric al metric e for lower partial metric | | 1895 1896 1897 1898 | | ADDI R3, AR5 STF R7, *+AR5 | 5 | ;save | accum metric |

| Oct | 6 1993 14:39:55 | RCVRADAP.ASM Page 35 | Oct | 6 1993 | 3 14:39:55 | RCVRADAP.A | SM Page 36 |
|--|---|--|--|------------------------|--|--|--|
| 1899 1900 1901 1902 1903 1904 | ;save bit LDI *-AR4(2) LSH -1 , R5 LDI 0, R6 CMPI 8, R0 LDIGE @BIT_M | | 1958 1959 1960 1961 | ;****** *** RCV: | ************************************** | ************************************** | ************************************** |
| 1905 1906 1907 | OR R6, R5 STI R5, *AR5 STI R0, *+AF | | 1962 1963 1964 | | XOR 2000H, S | ; PROGRAM ; tr ; disable : | WILL NOT WORK PROPERLY interrupts |
| 1908 1909 1910 1911 1912 1913 1914 1915 | RETS TAL | ;save last state | 1965 1966 1967 1968 1969 1970 1971 | | push ir0 push ir1 push bk push ie push if push iof | ;save reg | ister contents |
| 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 | UPPER_BRANCH: ldf r5, r7 LDI AR5, AR4 CALL UPDATE_ RETS | | 1973 1974 1975 1976 1977 1978 1980 1981 1982 | | push rs push rc PUSH R0 pushf r0 PUSH R1 pushf r1 PUSH R2 pushf r2 PUSH R3 | | |
| 1928 1929 1930 | ;*********************** | **************** | 1984 1985 1986 1987 1988 | | pushf r3 PUSH R4 pushf r4 PUSH R5 pushf r5 | | |
| 1932 1933 | ; I and Q chan | is responsible for obtaining real data from the nels and then hard decoding each dibit while ly searching for the occurence of a flag. | 1989 1990 1991 1992 | | PUSH R6 pushf r6 PUSH R7 | | |
| 1935 1936 1937 | ; Interrupt 1; Currently a; | occurs once every symbol duration time period. symbol lasts for: | 1993 1994 1995 | | pushf r7 PUSH AR0 PUSH AR1 PUSH AR2 | | |
| 1938 1939 1940 1941 1942 1943 | ; interrupt tr | 6 * 6.6micros = 39.6 micros 39.6ms/60ns = 660 instructions for the execution of 660 instructions between igger times. | 1996 1997 1998 1999 2000 2001 | 1 | LDP CODES LDI @ADCHANA LDI @ADCHANE LDI *ARO, RO | 31, AR1 ;: | read I channel read Q channel |
| 1944 1945 1946 1947 1948 | ; rise to : ; | is interrupt consists of xx instructions giving $660 - xx = yy$ instructions of main code. | 2002 2003 2004 2005 | | ash -16, r0 ash -16, r1 | | |
| 1949 1950 1951 | ; Requires: ; Noth ; Modifies: | ing | 2006 2007 2008 | float | FLOAT R0, R2 FLOAT R1, R3 | • | convert A to D hex value to |
| 1952 1953 1954 1955 | ; R0, ; AR0, ; Returns: | R1, R2, R3, R4, R5, R6, R7 AR1, AR2 | 2009 2010 2011 | | MPYF @SCALE, MPYF @SCALE, | | scale float value down |
| 1955 1956 1957 | ; Noth ; ; | ing | 2012 2013 | t | ;At this poi | nt R2 and R3 contain a | a scaled down floating poin |

| Oct 61 | 1993 | 14:39:55 | RCVRADAP. | ASM | Page 37 | Oct | 6 1993 | 14:39:55 | RCVRADAP.ASM | Page 38 |
|--|------|---|--|---|---|-----|--|---|--|--|
| 2032 2033 2034 2035 2036 2037 2038 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2067 2068 | nce | LDI @REAL_IE LDI @REAL_QE STF R2, *ARC STF R3, *ARI STI ARO, @RE STI AR1, @RE ldf @OLDI_IN ldf @OLDI_IN CALL HARDDEC STF R2, @OLE STF R3, @OLE CALL FLAG_CE | L++(1)% EAL_UBIT_POINTER WT, r0 WT, r1 CODE DI_INT DO_INT HECKER | hannel just read ;get current point ;real data ;save real value I ;circular memory ;update pointers t ;decode current di ;save current dibi ;by the next futur ;checks if flag ha | er to I an and Q in o real dat bit t for refe e dibit | | ; NO: ;*****; CLEAR: ;***** ERROR: | All other in RETI ************ This section SUBI R6, R7 LDIN 1, R7 BN ERROR LDI R6, AR0 LDI R6, AR0 LDI R6, *AR0 RPTS R7 STI R6, *AR0 RETS *********************************** | createrrupts simply return createrrupts createrrupts simply return createrrupts createrrupts simply return createrrupts cr | ************************************** |

| | oct 7 1993 01:57:0 | on VARS | RCVR.ASM | Page 1 | Oct | t 7 1993 01:57:01 \ | /ARSF | RCVR.ASM | | Page 2 |
|--|--|--|--|---|---|---|--|---|----------|-------------|
| 1 2 3 4 5 | | le is used to | JAN 93 set variables whic ssembly section of | | 60 61 62 63 64 | TRANSMISSION .set Q_OFF_TRANS .set GET_NEWFRAME_FLAG .set DIBIT_COUNT .set | 809d07H 809D08H 809D09H 809D0AH | | | |
| 6 7 8 9 10 11 12 | STACK_SIZE FP DELTA INITIAL NULL | .text .set 400h .set AR3 .set 2 .set 800h .set 0 | ;size of system ;frame pointer ;amount to jump | | 65 66 67 68 69 70 71 | ;RCVR VARIABLES ADCHANA1 ADCHANB1 ;SCALE SCALE | .word .word .float .float | 804000h 804001h 3.052e-5 9.155553e-5 | | |
| 14 15 16 17 18 | DATALENGTH CODES DUAL ONCHIP DEINT_ROW DEINT_BLOCK | .set 100h .set 0 .set 30000 .set 80900 .set 16 .set 256 | | lock | 72 73 74 75 76 77 78 | REAL_IBIT_POINTER REAL_OBIT_POINTER FLAG_ADDRESS_TABLE TABLE_TOP TABLE_BOTTOM FLAG_COMP | .word .word .word .word .word | 31000h 32000h 33000h 33000h 330ffh 3B1492H | | |
| 20 21 22 23 24 25 26 27 | BLOCKS K POLY1 POLY2 CRC_CCITT CRC_32 FLAG | .set 2 .set 809c0 .set 809c0 .set 809c0 .word 69665 .word 43747 .set 809c0 | 0h 1h 2h 32215 ;problem | with length | 79 80 81 82 83 84 85 86 | MASK1 OLDI OLDI OLDI_INT OLDO_INT FLAG_TO_BE START_FRAME | .word .WORD .float | OFFFFFFOOH OOffffffh | init to | dummy value |
| 28 29 30 | MENU_MASK PACKET_MASK | .set 3h .set 7h | | | 87 | s STOP_FRAME s | .word | 32fffh | | dummy value |
| 31 32 33 34 | LENGTH_MASK CRC_MASK HIGH_MASK | .set 3ffh .word 01FFF .word 0ffff | 0000h | | 88 89 90 91 | CURRENT_FLAG CIRC_BOTTOM CIRC_TOP TROUBLE | .word .word .word .word | 33000h 31000h 32000H 30100h | ;init to | table_top |
| 35 36 37 38 39 40 | CPC_ONE_ADDER1 CPC_ONE_ADDER2 CPC_TWO_ADDER1 CPC_TWO_ADDER2 | | set 0h set 1h set 2h set 3h | | 92 93 94 95 96 | TROUBLE2 TROUBLE3 TROUBLE4 TROUBLE6 HD_LENGTH | .word .word .word .word .word | 300F0h 30110h 30120h 30130h 0 | | |
| 41 42 43 44 | ADCHANA ADCHANB TROUBLEA | .set 80400 .set 80400 .WORD 31000 | 1H | | 97 98 99 100 101 | DIBIT THRESHOLD CIRCLESS1 RCVD_SIGNAL_ENERGY SYMBOLS | .word .word .word | 0 12 31fffh 3000fh | | |
| 45 46 | Q_START Q_END e | .set 809c1 .set 809c1 | | s add of Q table ins add of Q end tabl | 101 102 103 104 | buf buf2 CURRENT_START | .word .word .word .WORD | 30010h 31000h 32000h 0 | | |
| 47 48 49 50 51 | SERIALO TABLE_ENC IBIT_POINTER QBIT_POINTER | NTER .set 809C4AH ; contains IBIT pointer | 105 106 107 108 | ;VITERBI DECODER TABLES BETA ONE_MINUS_BETA | s & VARIA: .set 9 .set 1 | BLES .9e-1 .0e-2 | | | | |
| 52 53 54 55 56 57 58 59 | SINE_POINTER COSINE_POINTER POINT_COUNT DATA_WORD CURRENT_ADDRESS END_ADDRESS Q_OFFSET | .set 809D0 | 1H 2H 3H 4H 5H | | 109 110 111 112 113 114 115 116 117 | BIT_MASK BIT_COUNT DEEP PATH FORCE_END_ZEROS PUNC_COLUMN ADDER_ONE_PUNC ADDER_TWO_PUNC ADDER_TWO_PUNC ADDER_1PRIME_PUNC | .word .word .word .word .word .word .word .word | 80000000h -27 2 16 0 1 7 7 | | |

| | Oct 7 1993 01:57:01 | VARSRCVR.ASM | Page | e 3 Oct 7 1993 01:57:01 | VARSRCVR.ASM | Page 4 |
|-----|--|--|-----------------------------------|--------------------------|---|----------------------------------|
| 1 | 18 ADDER_2PRIME_PUNC 19 SEQUENCES 20 | .word 7 .word 0 | | 178 179 180 | .word 7 .float 7.07e-1 .float -7.07e-1 | ;state 7 ;I(s) ;Q(s) |
| 1 | 21 22 23 | <pre>.label TABLE_STATE .word 0 .float -7.07e-1</pre> | ;state 0 ;I(s) | 181 182 183 | .word 14 .float -7.07e-1 .float 7.07e-1 | ;s ;I(s+1);Q(s+1) |
| 1 | 24 25 26 | .float -7.07e-1 .word 0 .float 7.07e-1 | ;Q(s) ;s ;I(s+1) | 184 185 186 | .word 15 | ;s+1 ;state 8 |
| 1 1 | .27 .28 .29 | .float 7.07e-1 .word 1 | ;Q(s+1);s+1 | 187 188 189 190 | .float 7.07e-1 .float 7.07e-1 .word 0 .float -7.07e-1 | ;I(s) ;Q(s) ;s |
| | .30 .31 .32 .33 | .word 1 .float 7.07e-1 .float -7.07e-1 .word 2 | ;state 1 ;I(s) ;Q(s) ;s | 190 191 192 193 | .float -7.07e-1 .float -7.07e-1 .word 1 | ;I(s+1) ;Q(s+1) ;s+1 |
| | 134 135 136 | .float -7.07e-1 .float 7.07e-1 .word 3 | ;I(s+1);Q(s+1);s+1 | 194 195 196 | .word 9 .float -7.07e-1 .float 7.07e-1 | ;state 9 ;I(s) ;Q(s) |
| | 137 138 139 | .word 2 .float -7.07e-1 | ;state 2 ;I(s) | 197 198 199 | .word 2 .float 7.07e-1 .float -7.07e-1 | ;s ;I(s+1) ;Q(s+1) |
| | 140 141 142 | .float 7.07e-1 .word 4 .float 7.07e-1 | ;Q(s) ;s ;I(s+1) | 200 201 202 | .word 10 | ;s+1 ;state 10 |
| 1 | 143 144 145 146 | .float -7.07e-1 .word 5 | ;Q(s+1);s+1;state 3 | 203 204 205 206 | .float 7.07e-1 .float -7.07e-1 .word 4 .float -7.07e-1 | ;I(s) ;Q(s) ;s ;I(s+1) |
| | 147 148 149 | .float 7.07e-1 .float 7.07e-1 .word 6 | ;I(s);Q(s);s | 207 208 209 | .float 7.07e-1 .word 5 | ;Q(s+1);s+1 |
| | 150 151 152 | .float -7.07e-1 .float -7.07e-1 .word 7 | ; I(s+1); Q(s+1); s+1 | 210 211 212 | .word 11 .float -7.07e-1 .float -7.07e-1 | ;state 11 ;I(s) ;Q(s) |
| | 153 154 155 | .word 4 .float -7.07e-1 | ;state 4 ;I(s) | 213 214 215 | .word 6 .float 7.07e-1 .float 7.07e-1 | ;s ;I(s+1) ;Q(s+1) |
| | 156 157 158 159 | .float 7.07e-1 .word 8 .float 7.07e-1 .float -7.07e-1 | ;Q(s) ;s ;I(s+1) ;Q(s+1) | 216 217 218 219 | .word 7 .word 12 .float 7.07e-1 | ;s+1 ;state 12 ;I(s) |
| | 160 161 162 | .word 9 | ;s+1; ;state 5 | 220 221 222 | .float -7.07e-1 .word 8 .float -7.07e-1 | ;Q(s) ;s ;I(s+1) |
| | 163 164 165 | .float 7.07e-1 .float 7.07e-1 .word 10 | ;I(s) ;Q(s) ;s | 223 224 225 | .float 7.07e-1 .word 9 | ;Q(s+1) ;s+1 |
| | 166 167 168 | .float -7.07e-1 .float -7.07e-1 .word 11 | ;I(s+1) ;Q(s+1) ;s+1 | 226 227 228 | .word 13 .float -7.07e-1 .float -7.07e-1 | ;state 13 ;I(s) ;Q(s) |
| 1 | 169 170 171 172 | .word 6 .float -7.07e-1 .float -7.07e-1 | ;state 6 ;I(s) ;Q(s) | 229 230 231 232 | .word 10 .float 7.07e-1 .float 7.07e-1 .word 11 | ;s ;I(s+1) ;Q(s+1) ;s+1 |
| | 172 173 174 175 | .Hoat -7.07e-1 .word 12 .float 7.07e-1 .float 7.07e-1 | ;S ;I(s+1) ;Q(s+1) | 232 233 234 235 | .word 11 .word 14 .float 7.07e-1 | ;state 14 ;I(s) |
| | 176 177 | .word 13 | ;s+1 | 236 237 | .float 7.07e-1 .word 12 | ;Q(s) ;s |

| | Oct | 7 1993 01:57:01 | VARSRCVR.ASM | Page 5 | Oct | 7 1993 01:57:01 | VARSRCVR | .ASM | Page 6 |
|-----|---|-----------------|--|--|---|-----------------|--|----------|--|
| | 238 239 240 241 | | .float -7.07e-1 .float -7.07e-1 .word 13 | ;I(s+1);Q(s+1);s+1 | 298 299 300 301 302 | SURV8 | .word 0 .float 0 .word 0 .word 0 | | ;past history ;accumulated metric ;last state ;next state |
| | 242 243 244 245 246 247 248 | | .word 15 float -7.07e-1 float 7.07e-1 .word 14 float 7.07e-1 float -7.07e-1 .word 15 | <pre>;state 15 ;I(s) ;Q(s) ;s ;I(s+1) ;Q(s+1) ;s+1</pre> | 303 304 305 306 307 308 | SURV9 | .word 0 .float 0 .word 0 .word 0 | | ;past history ;accumulated metric ;last state ;next state |
| | 249 250 251 252 253 254 255 | SURV0 | .label TABLE_SURV .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 309 310 311 312 313 314 315 | SURV10 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| | 256 257 258 259 260 261 | SURV1 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 316 317 318 319 320 321 | SURV11 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| 130 | 262 263 264 265 266 267 268 | SURV2 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 322 323 324 325 326 327 328 | SURV12 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| | 269 270 271 272 273 274 | SURV3 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 329 330 331 332 333 334 | SURV13 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| } | 275 276 277 278 279 280 | SURV4 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 335 336 337 338 339 340 | SURV14 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| | 281 282 283 284 285 | SURV5 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 341 342 343 344 345 346 | SURV15 | .word 0 .float 0 .word 0 .word 0 | | <pre>;past history ;accumulated metric ;last state ;next state</pre> |
| | 286 287 288 289 290 291 292 | SURV6 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 347 348 349 350 351 352 | NEXTSURV0 | .label TABLE .word 0 .float 0 .word 0 | _NEXT_16 | <pre>;past history ;accumulated metric ;last state</pre> |
| | 292 293 294 295 296 297 | SURV7 | .word 0 .float 0 .word 0 .word 0 | <pre>;past history ;accumulated metric ;last state ;next state</pre> | 353 354 355 356 356 357 | NEXTSURV1 | .word 0 .float 0 .word 0 | | ;past history ;accumulated metric ;last state |

| Oc | t 7 1993 01:57:01 | VARSRCVR.ASM | Page 7 | Oct 7 1993 01:57:01 VARSRCVR.ASM Page 8 |
|---|-------------------|--------------------------------|--|---|
| 358 359 360 361 362 363 | NEXTSURV2 | .word 0 .float 0 .word 0 | ;past history ;accumulated metric ;last state | 418 419 420 NEXTSURV12 .word 0 ;past history 421 .float 0 ;accumulated metric 422 .word 0 ;last state |
| 364 365 366 367 368 369 370 | NEXTSURV3 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | 424 |
| 371 372 373 374 375 376 | NEXTSURV4 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | 431 432 NEXTSURV14 .word 0 ;past history 433 .float 0 ;accumulated metric 434 .word 0 ;last state 435 436 |
| 377 378 379 380 381 382 | NEXTSURV5 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | 437 438 NEXTSURV15 .word 0 ; past history 439 .float 0 ; accumulated metric 440 .word 0 ; last state 441 442 |
| 383 384 385 386 387 388 | NEXTSURV6 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | 443 444 STATE_TABLE .WORD TABLE_STATE 445 SURV_STATE_TABLE .WORD TABLE_SURV 446 NEXT_16_SURV .WORD TABLE_NEXT_16 447 448 |
| 389 390 391 392 393 394 | NEXTSURV7 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | 449 ;*********************************** |
| 395 396 397 398 399 400 401 | NEXTSURV8 | .word 0 .float 0 .word 0 | ;past history ;accumulated metric ;last state | 454 ; |
| 402 403 404 405 406 | NEXTSURV9 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | g 461 MENU_OPTION |
| 407 408 409 410 411 412 | NEXTSURV10 | .word 0 .float 0 .word 0 | ;past history ;accumulated metric ;last state | s 465 LENHEADP2 .set 3000bh ;bit length of P2 header bit s 466 LENDATA_WORD .set 3000ch ;word length of data chunk 467 LENDATA_BIT .set 3000dh ;# of left over bits from da ta chunk 468 TOTAL_WORDS .set 3000eh ;word length of current fram |
| 413 414 415 416 417 | NEXTSURV11 | .word 0 .float 0 .word 0 | <pre>;past history ;accumulated metric ;last state</pre> | e 469 CODE .set 3000fh 470 ;unused 30009-3000f 471 ; 472 ; Careful !! these are pointers to specific memory locations |