Abstract

The unabated demand for data communication has led to a rapid growth in warehouse-sized datacenters where high-end servers transfer terabytes of data per second between the racks using optical data links. Vertical cavity surface-emitting laser (VCSEL) based optical links are widely popular in such datacenters for short-reach (< 300 m) interconnects due to their compact footprint, low cost, ease of integration with multimode fiber and flexibility in implementing arrays to achieve high aggregate data rate. Improving power-conversion efficiency (PCE), defined as the ratio of desired output optical power to the total electrical power of VCSEL driver, is paramount to improve the overall energy efficiency of the entire optical link. VCSEL diodes are normally driven single-ended with pseudo-differential current-mode drivers to maintain signal integrity. However, such conventional drivers consume significant power and are often unable to compensate for supply switching noise due to package parasitics at high data-rates.

We propose a differential push-pull voltage-mode VCSEL driver to mitigate bondwire parasitics, reduce power consumption and leverage complementary meral-oxide semiconductor (CMOS) process scaling to its maximum advantage. A proof-of-concept prototype in a 65nm CMOS process achieves the highest reported PCE to-date of 18.7% for VCSEL drivers when normalized to VCSEL slope efficiency. It uses an asymmetric 3-tap rise and fall based pre-emphasis to achieve a total energy efficiency of 1.52 pJ/b at 16 Gb/s with an average optical power output of 1.34 dBm, optical modulation amplitude (OMA) of 2.1 dBm and extinction ratio of 5.92 dB.
Lay Summary

Large datacenters need optical-fiber based interconnect links to connect servers that are spaced far apart by a distance ranging from few meters to several kilometers. At each end of the fiber lies an optical transmitter that converts the electrical signal from the server to an optical signal, and sends this optical signal over the fiber. The transmitter must be low cost, and able to convert the electrical power into optical power efficiently. It should also be able to reliably transmit large amount of data per second. In this thesis, we present the concept, design, and measurement results of a transmitter that achieves the best electrical to optical power conversion efficiency reported till date.
Preface

This Thesis is an original intellectual product of the author Ajith. S. Ramani. All the work presented henceforth was conducted in the System-on-Chip (SoC) Laboratory at the University of British Columbia, Point Grey campus. Some of the material in Chapters 2, 3, 4 and 5 are based on an IEEE conference paper that is currently under review, and if accepted, will be published in the conference proceedings.
Table of Contents

Abstract ........................................................................................................................................... ii
Lay Summary ................................................................................................................................... iii
Preface ............................................................................................................................................ iv
Table of Contents .......................................................................................................................... v
List of Tables ................................................................................................................................... vii
List of Figures ................................................................................................................................. viii
List of Abbreviations ...................................................................................................................... xiii
Acknowledgements ....................................................................................................................... xvi
Dedication ......................................................................................................................................... xviii

Chapter 1: Introduction ......................................................................................................................... 1
   1.1 Optical Link ................................................................................................................................. 2
   1.2 Research Objective ...................................................................................................................... 4
   1.3 Thesis Outline ............................................................................................................................... 5

Chapter 2: VCSEL Transmitters ........................................................................................................... 6
   2.1 Vertical Cavity Surface Emitting Laser ......................................................................................... 6
   2.2 VCSEL Model ............................................................................................................................... 9
   2.3 Prior Arts and Limitations ............................................................................................................ 12
   2.4 Impact of Package Parasitics ....................................................................................................... 15

Chapter 3: Proposed VM VCSEL Driver ............................................................................................. 19
   3.1 Asymmetric Equalization Frequency Analysis ............................................................................ 22
   3.2 Circuit Implementation .................................................................................................................. 23

Chapter 4: Layout Considerations, Scanchain and PCB design ............................................................ 27
List of Tables

Table 5.1 Performance summary and comparision................................................................. 47
List of Figures

Figure 1.1 Block diagram of a generic electro-optical transceiver link......................................................... 2

Figure 2.1 Cross sectional view of the VCSEL diode. .......................................................................................... 7

Figure 2.2 VCSEL output light power ($P_{op}$) and the forward biased diode voltage ($V_{VCSEL}$) as a function of the current ($I_{VCSEL}$). ........................................................................................................ 8

Figure 2.3 (a) Conventional second-order electrical model of the VCSEL [3] (b) simplified lumped first-order electrical model of the VCSEL with the package inductance. ......................... 9

Figure 2.4 Second order electrical model for VCSEL optical dynamics [10][18]. Output light ($P_{op}$) is modelled as voltage. $L_\nu$ and $C_\nu$ are dependent on the bias current......................... 11

Figure 2.5 Schematic of a conventional CM VCSEL driver. (a) common anode driver (b) common cathode driver (c) common anode driver with modified packaging for on-chip biasing to reduce supply noise. (d) common cathode driver with modified packaging for on-chip bias. 14

Figure 2.6 (a) Simplified small signal electrical model of the VCSEL driver packaged to the VCSEL die. Simulated eye diagrams of the VCSEL junction current $I_v$ at 15 Gb/s (b) without any package parasitic inductances, (c) with only signal package inductance $L_{b2}$ [8], [17], (d) with both supply and signal package inductances, $L_{b1}$ and $L_{b2}$, and (e) with $r_o = 50 \, \Omega$ to dampen the ringing due to $L_{b1}$ and $L_{b2}$ ................................................................................................................................. 16

Figure 2.7 Simulated PAM4 eye diagrams of the VCSEL junction current $I_v$ at 25Gb/s (a) without any package inductance (b) with only signal package inductance $L_{b2}$ (c) with both supply and signal package inductances, $L_{b1}$ and $L_{b2}$, and (d) with $r_o = 50 \, \Omega$ to dampen the ringing due to $L_{b1}$ and $L_{b2}$ ........................................................................................................................................ 17

Figure 2.8 Comparison of prior-art CM drivers to the proposed VM driver ..................................................... 18

Figure 3.1 Proposed fully-differential push-pull VM VCSEL driver................................................................. 19
Figure 3.2 Schematic of the low output impedance differential driver in (a) current mode and (b) voltage mode. ......................................................................................................................................... 20

Figure 3.3 Lowering $R_t$ reduces ringing due to $L_{b1}$ and $L_{b2}$. Power consumption of a differential VM driver with low $R_t$ is only a fraction of the power consumption of a differential CM driver with low $R_t$, for a fixed VCSEL modulation current ($I_{\text{mod}}$) and varying VCSEL junction resistance.................................................................................................................................................. 21

Figure 3.4 Equalization analyzed in (a) time domain (b) frequency domain. ........................................... 23

Figure 3.5 Block diagram of the fully-differential VM VCSEL driver. ......................................................... 24

Figure 3.6 Schematic of the bias generation block for the current DAC and the programmable bias current DAC. ............................................................................................................................................. 25

Figure 3.7 Schematic of CMOS logic gates used for the equalization pulse generation. ................. 26

Figure 3.8 (a) Schematic of the fully-differential push-pull VM output driver with asymmetric equalization and (b) a driver slice. ............................................................................................................................................. 26

Figure 4.1 Schematic of the modified D flip-flop used as the basic building for the scanchain design. .................................................................................................................................................. 27

Figure 4.2 Schematic of the custom made 128-bit long scan chain. The Reset and QB signals are not shown for the flip-flop. ............................................................................................................................................. 28

Figure 4.3 Schematic of two flip-flops in cascade for timing analysis to compute the setup time and hold time............................................................................................................................................. 29

Figure 4.4 Layout of 128-bit long scan chain with Schmitt trigger and clock tree implementation. .................................................................................................................................................. 30

Figure 4.5 Die photo of the standalone scan chain and custom-made pads to reduce area and parasitics. .................................................................................................................................................. 31
Figure 4.6 Full-chip layout of the proposed push-pull VM VCSEL driver before metal-fill for clarity. .............................................................................................................................................. 31

Figure 4.7 Layout of the high frequency drive including differential CMOS based input receiver, programmable delay generation for equalization, equalization pulse shaping circuit and the output VM driver. ............................................................................................................................................. 32

Figure 4.8 Layout of the high voltage DC bias PMOS and NMOS based IDAC................................................................................. 33

Figure 4.9 Fabricated 2-layer rogers PCB used for measuring the prototype chip.............................................................. 35

Figure 5.1 Chip Micrograph (a) Die photo of the CMOS VCSEL driver (b) Die photo of the 25 Gbps Finisar VCSEL ................................................................................................................................................... 37

Figure 5.2 Microscope image of the CMOS die, chip on board packaged to the PCB pads for electrical testing. ........................................................................................................................................... 38

Figure 5.3 Measured electrical eye diagram of the driver for a PRBS7 pattern at (a) 7Gb/s (b) 10Gb/s showing eye degradation due to impedance mismatch. .......................................................................................... 39

Figure 5.4 Microscope image of the CMOS die, chip on board packaged to VCSEL die on a high-speed PCB board for optical measurements. ........................................................................................................... 40

Figure 5.5 Setup for (a) optical eye diagram measurement (b) Bit error rate (BER) measurement. ................................................................................................................................. 40

Figure 5.6 VCSEL setup for optimal light coupling using lens. This setup was built by Spoorthi Nayak. ................................................................................................................................. 41

Figure 5.7 Measured bias DAC current as a function of the control word when the driver is connected to the VCSEL die......................................................................................................................... 41
Figure 5.8 Measured output light DC power as a function of the bias current ($I_{\text{vcsel}}$). The output power is measured using the optical power meter and the coupling is optimized using the lens setup. ................................................................. 42

Figure 5.9 Measured eye diagram at 13 Gb/s (a) without equalization, and (b) with optimal rise and fall equalization. ................................................................. 43

Figure 5.10 Measured eye diagram at 16 Gb/s with optimal rise and fall pre-emphasis setting. 43

Figure 5.11 Measured opto-electrical eye diagram at 12 Gb/s. The optical output of the VCSEL is converted into electrical signals using the PD+TIA module for bit error rate (BER) measurement. .................................................................................................................. 44

Figure 5.12 Measured eye diagram with optimum rise and fall pre-emphasis at 13Gbps for a (a) PRBS7 pattern (b) PRBS15 (c) PRBS31 pattern .................................................................................................................................. 44

Figure 5.13 Power consumption breakdown chart of the prototype driver with equalization at 16 Gbps for the total power of 24.2 mW. ................................................................................................................. 45

Figure 5.14 VCSEL-normalized power-conversion efficiency of 10-26 Gb/s CMOS drivers published during the last decade. $\eta$-normalized PCE = ($P_{\text{op}}/\eta$)/$P_T$. ................................................................. 46

Figure 6.1 (a) Schematic of the ideal driver ac coupled to the load (b) Schematic of the ideal driver ac coupled to the load with an additional feedforward low frequency data path. (c) Small signal model of the ac coupled driver with the feedforward path .................................................................................................................. 50

Figure 6.2 Frequency response of the modified ac-coupled driver with low frequency path and high frequency path and a single dominant pole ($f_c$) (a) when the low frequency gain is matched to the high frequency gain. (b) when low frequency gain is higher than the high frequency gain (c) when the high frequency gain is boosted for equalization. ................................................................. 51
Figure 6.3 (a) Schematic of the modified push-pull VM driver with a low frequency driver to eliminate the low frequency cut-off and reduce the ac capacitor area............................... 52

Figure 6.4 (a) Schematic of the low frequency driver (a) p-path for pushing current (b) n-path for pulling current........................................................................................................................ 54

Figure 6.5 Simulated eye diagram of the modified push-pull driver at 15Gb/s with $C_{ac} = 300\text{fF}$, $R_{VCSEL} = 50\Omega$ and $C_{VCSEL} = 300\text{fF}$ (a) with only the low frequency current source in the P-path and N-path enabled (b) with both the LFD and HFD enabled......................................................... 55
**List of Abbreviations**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BER</td>
<td>Bit error rate</td>
</tr>
<tr>
<td>BERT</td>
<td>Bit error rate tester</td>
</tr>
<tr>
<td>BW</td>
<td>Bandwidth</td>
</tr>
<tr>
<td>CA</td>
<td>Common anode</td>
</tr>
<tr>
<td>CC</td>
<td>Common cathode</td>
</tr>
<tr>
<td>CM</td>
<td>Current mode</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary metal oxide semiconductor</td>
</tr>
<tr>
<td>COB</td>
<td>Chip on-board</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital to analog converter</td>
</tr>
<tr>
<td>dB</td>
<td>Decibel</td>
</tr>
<tr>
<td>dBm</td>
<td>Decibel-milliwatt</td>
</tr>
<tr>
<td>DBR</td>
<td>Distributed Bragg reflector</td>
</tr>
<tr>
<td>E/O</td>
<td>Electro-optical</td>
</tr>
<tr>
<td>ER</td>
<td>Extinction ratio</td>
</tr>
<tr>
<td>ESD</td>
<td>Electro-static discharge</td>
</tr>
<tr>
<td>FIR</td>
<td>Finite impulse response</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field programmable gate array</td>
</tr>
<tr>
<td>HFD</td>
<td>High frequency driver</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated circuits</td>
</tr>
<tr>
<td>IDAC</td>
<td>Current DAC</td>
</tr>
<tr>
<td>IO</td>
<td>Input output</td>
</tr>
<tr>
<td>Acronym</td>
<td>Full Form</td>
</tr>
<tr>
<td>---------</td>
<td>-----------</td>
</tr>
<tr>
<td>IOT</td>
<td>Internet of things</td>
</tr>
<tr>
<td>ISI</td>
<td>Inter symbol interference</td>
</tr>
<tr>
<td>LFD</td>
<td>Low frequency driver</td>
</tr>
<tr>
<td>LVT</td>
<td>Low voltage threshold</td>
</tr>
<tr>
<td>MRM</td>
<td>Microring modulator</td>
</tr>
<tr>
<td>MZM</td>
<td>Mark Zehnder modulator</td>
</tr>
<tr>
<td>NRZ</td>
<td>Non-return to zero</td>
</tr>
<tr>
<td>O/E</td>
<td>Opto-electrical</td>
</tr>
<tr>
<td>OMA</td>
<td>Optical modulation amplitude</td>
</tr>
<tr>
<td>PAM</td>
<td>Pulse amplitude modulation</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed circuit board</td>
</tr>
<tr>
<td>PCE</td>
<td>Power conversion efficiency</td>
</tr>
<tr>
<td>PD</td>
<td>Photodiode</td>
</tr>
<tr>
<td>PRBS</td>
<td>Pseudo random binary sequence</td>
</tr>
<tr>
<td>PWM</td>
<td>Pulse width modulation</td>
</tr>
<tr>
<td>RF</td>
<td>Radio frequency</td>
</tr>
<tr>
<td>RX</td>
<td>Receiver</td>
</tr>
<tr>
<td>SSM</td>
<td>Supply switching noise</td>
</tr>
<tr>
<td>TF</td>
<td>Transfer function</td>
</tr>
<tr>
<td>TIA</td>
<td>Transimpedance amplifier</td>
</tr>
<tr>
<td>TX</td>
<td>Transmitter</td>
</tr>
<tr>
<td>VCSEL</td>
<td>Vertical-cavity surface emitting laser</td>
</tr>
<tr>
<td>VM</td>
<td>Voltage mode</td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
</tr>
<tr>
<td>WDM</td>
<td>Wavelength division multiplexing</td>
</tr>
</tbody>
</table>
Acknowledgements

My graduate studies at UBC have been a very enriching experience and a source of enormous educational growth. I am grateful to many people for their guidance and support throughout this period.

First and foremost, I would like to thank my supervisor, Prof. Sudip Shekhar for mentoring me. His support, advice and encouragement have been a defining and essential part of my journey through graduate school. I feel very honored and privileged to have worked with him. I would also like to thank Prof. Lukas Chrostowski and Prof. Shahriar Mirabassi for reviewing my thesis and serving on my graduate defense committee.

I have greatly benefitted from interacting with all my colleagues at UBC SOC Lab. I thank them for all the insightful discussion. I am especially thankful to Spoorthi Nayak for helping me with the optical measurements and for being a moral support in my life. I would also like to thank Chen Yuan for collaborating with me for the scan tapeout and all the course projects. The number of all-nighters that Chen and I have pulled out is something we both will never forget.

I would like to thank J. Tatum, W. Fan, T. Nguyen and D. Mahgerefteh of Finisar, J. Gao of Intel, J. Quinn of CMC, and R. Mehrabadi and R. Rosales of UBC for their support.

I acknowledge the Natural Sciences and Engineering Research Council of Canada for financial support. I also acknowledge the Canadian Microelectronics Corporation for access to CAD tools, fabrication and test equipment. I also thank Anritsu for providing some of the test equipment.

I would also like to thank all my friends at UBC for injecting my life with energy, fun and enthusiasm, which is often drained away by the demands of graduate study. Throughout my life I
have received enormous amount of support from my parents and sister to pursue my desires. I am forever indebted for all the sacrifices that they have made for me.
To my parents, friends and Sudip.
Chapter 1: Introduction

The unabated increase in data communication had led to an exponential growth in the internet traffic, mainly driven by applications like cloud computing, internet of things (IOT), social networking, and streaming ultra-high definition video, etc. The increased data traffic has led to the rapid growth of warehouse-sized datacenters where high-end servers with very high processing speed transfer terabytes of data per second between the racks. Hence, it is imperative for the input-output (IO) bandwidth of these data interconnect links to increase in tandem with the increased network traffic/load and the improved processing speed of the high-performance servers to avoid the data communication bottleneck.

Copper based electrical interconnect links are widely used in datacenters for short-reach distances (up to a few meters). The major problem in scaling traditional copper based electrical interconnects is their frequency-dependent losses, caused by the skin effect, dielectric losses, impedance mismatch due to discontinuities in the link caused by connectors and vias, and electrical channel cross-talk [1]. These frequency dependent losses in the interconnect leads to inter-symbol interference (ISI) in high-speed data patterns, causing adjacent bits to overlap, limiting the achievable data rates. Although equalization at the transmitter and/or receiver can overcome this limitation by canceling ISI, it requires additional circuit complexity, power and area. As the link distance exceeds a few meters and the transmission speed exceeds a few Gb/s [2], losses in the electrical data links are very high and makes equalization very power hungry. Thus, rather than being limited by the server processing speed, datacenters will be limited mostly by channel bandwidth and power consumption. Thus, electrical links are suboptimal choice in datacenters to transmit high speed data over longer distance.
In an optical fiber, unlike electrical interconnects, the attenuation is insignificant and almost frequency independent when the length of the link is less than a few kilometers [1], [2]. Also, since the optical signals are completely confined inside an optical fiber, there is no cross-talk between two fibers when they are bundled together compactly for high density [1], [3]. Furthermore, since optical signals at multiple wavelength do not interfere with each other, multiple signals at different wavelength can be transmitted using a single optical fiber using wavelength division multiplexing (WDM) technique. Hence, optical fiber based interconnect links are optimal solutions in datacenters to achieve higher aggregate data rate [4].

1.1 Optical Link

A typical electro-optical transceiver link is shown in Figure 1.1. In an optical TX, director modulation with vertical cavity surface-emitting lasers (VCSELs) or indirect modulation with Mach-Zehnder (MZM) or ring modulators (MRM) is employed for electrical to optical (E/O) conversion. The optical data is transmitted through the optical fiber channel. At the receiver, a photo diode is used for opto-electrical (O/E) conversion.

In an indirect modulator, electro-optical modulator such as MZM or MRM is used as a shutter to

![Figure 1.1 Block diagram of a generic electro-optical transceiver link.](image)

convert high speed electrical data signal into the modulated optical output using an external
continuous wave (CW) laser [5]. The use of a fixed DC laser source and a separate high-speed modulator helps in reducing the optical frequency chirp in an indirect modulator, making it a suitable candidate for WDM applications. However, the losses due to coupling of light output to and from the modulator, modulator insertion loss and the waveguide insertion loss impose severe power penalty [6]. Hence, there exists a critical distance below which the use of indirect modulator is not beneficial and the distance is decided by the link budget and power budget analysis [5][6]. Thus, in general, indirect modulator based links are popular for long reach link > 300m [2][6].

In a direct modulator, a laser source such as a VCSEL is directly modulated by the high-speed driver to generate the desired modulated light output. Direct modulators have compact foot prints, reduced coupling losses, reduced cost and lower power consumption than indirect modulators as it doesn’t need any external modulator for modulation. However, direct modulated laser suffers from optical frequency chirp due to data modulation making it non-suitable for WDM applications. Also, the highest achievable data rate is depended on the intrinsic bandwidth of the laser [2].

VCSEL based direct modulator optical links are widely popular in datacenters for short reach interconnects below 300 m due to their compact footprint, low cost, and ease of integration with multimode fiber [4][6]. VCSEL emits light perpendicular to the top surface, hence implementing 1D and 2D arrays to achieve high aggregate data rate is easier [2][3]. It is estimate that over 80% of the optical links in the datacenters manufactured recently are shorter than 100m [7], and most of these links, if not all, are VCSEL based.

In a VCSEL based link, the VCSEL diode is directly modulated by a transmit driver, converting electrical power to desired optical power. The total electrical power consumed includes the contribution from the bias current ($I_{bias}$) of the VCSEL, the modulation current pumped into the
VCSEL ($I_{mod}$), and the total current consumed in the driver circuit. The desired optical power at the VCSEL output is given in terms of the average optical power ($P_{op}$) and optical modulation amplitude (OMA). As the VCSEL diode needs high $I_{bias}$ and large signal swing ($I_{mod}$) for its operation, a significant portion of total link power is dissipated in the VCSEL driver [6]. Thus, recent research efforts have laid significant emphasis on reducing the power consumed in the VCSEL driver. These efforts include designing better VCSEL diodes, with better slope efficiency ($\eta = P_{op}/$VCSEL current) and larger $-3$dB bandwidth (BW), and low power drivers [8]-[10]. While $I_{bias}$ and $I_{mod}$ are limited by the VCSEL properties and therefore dependent upon the diode and the link budget, power consumption in the driver circuit must be reduced to ease the overall power budget [8]-[12].

1.2 Research Objective

The main objective of this research is to implement a low power, yet fully robust VCSEL transmitter in a bulk Complementary metal oxide semiconductor (CMOS) process to reduce cost. Due to the high bias and modulation swing requirements of the VCSEL, VCSEL drivers are usually designed in a BiCMOS process as they have higher current density, higher unity-gain bandwidth ($f_T$) and higher breakdown voltage than a CMOS process [13]. CMOS implementation of VCSEL drivers uses complex cascode structures to avoid device breakdown and ensure reliability, thus reducing the overall bandwidth [9][14]. In this work a fully differential ac-coupled architecture is proposed to de-couple the high voltage thick gate device based DC bias path and the high-speed modulation driver as in [12]. A voltage mode (VM) inverter based high speed driver is used to reduce the overall power consumption. Furthermore, all the blocks of the driver including the high-speed data receiver, equalization pulse generator and the output driver is implemented using
CMOS logic to reduce the cost and the power consumption of the driver and to ensure easy scalability to advanced CMOS nodes for better performance.

The proposed low output impedance VM fully-differential driver mitigates the electrical non-linearity due to supply switching noise (SSN) and ISI caused by the supply and signal package parasitics. The optical non-linearity due to the VCSEL electron-photon interaction is compensated using an asymmetric 3-tap rise and fall equalization [10].

The prototype driver is designed and fabricated in 65 nm bulk CMOS process. Post silicon measurements are performed to verify the effectiveness of the proposed techniques in achieving the desired performance.

1.3 Thesis Outline

The Thesis is organized as follows. Chapter 2 briefly describes the basics of VCSEL to understand the proposed work. This chapter also discusses the prior arts and their limitations. It highlights the non-linearity due to supply and signal package parasitics to the non-return to zero (NRZ) and pulse amplitude modulation (PAM4) transient response and proposes solutions to fix the non-linearity. Chapter 3 presents a low output impedance push-pull differential VM driver topology to minimize such undesired effects due to package parasitics and reduce the driver power consumption. Chapter 4 discusses the design of a custom scan chain to program the chip, and the printed circuit boards used to measure the prototype driver. It briefly describes the basics of layout used in the driver design. The measurement setup and the electro-optical measurement results of the proposed transmitter is presented in Chapter 5. Conclusions and future work for improvements to the proposed push-pull driver are presented in Chapter 6.
Chapter 2: VCSEL Transmitters

2.1 Vertical Cavity Surface Emitting Laser

VCSEL is a forward biased semiconductor laser diode that emits light perpendicular to its top surface. The advantage of VCSELs over the edge emitting lasers like Fabry-Perot lasers is that they can be fabricated, tested and packaged more easily and at a lower cost [2]. Figure 2.1 shows the cross-sectional view of the VCSEL. VCSEL consists of a gain medium located in a very short vertical cavity with Distributed Bragg Reflecting (DBR) mirrors at the top and bottom [3]. The Bragg mirrors are formed by many layers of alternating high and low refractive-index material and it provides the necessary positive feedback action for lasing at a desired wavelength [1]. The VCSEL optical characteristics and the emitted wavelength is a function of composition of the gain region and the structure of the DBR [2].

GaAs-based VCSELs operating at 850-nm designed for short reach optical interconnect below 300 m are some of the most widely popular VCSELs [16]. GaAs and InP based VCSELs, lasing at longer wavelength of 1300-nm and 1550-nm, have also been developed for use in long-distance links due to lower loss and dispersion at those wavelengths.

A majority of VCSEL arrays are fabricated on a n-doped substrate with a n-doped DBR below and p-doped DBR above the active region. Also, in some commercially available VCSEL arrays, VCSEL cathode pads are shared between multiple VCSEL dies enabling only anode driving laser driver. However, CMOS circuit performance and reliability considerations motivate this polarity to be reversed and have a p-substrate and a p-doped DBR epitaxy below the active region and a n-
type DBR epitaxy above the active region [8][15]. P-substrate shared VCSEL array facilitates cathode-driving common anode based driver easily implemented using an open drain NMOS architecture [15]. Although some recent research has achieved improved performance for the p-substrate VCSEL over n-substrate VCSEL for individual dies [15], difficulties due to material issues prevents it from being widely adopted as the standard for the array implementation.

Figure 2.2(a) shows the optical power ($P_{OP}$) vs. the bias current ($I_{VCSEL}$) of the VCSEL diode. When $I_{VCSEL}$ is less than the threshold current ($I_{th}$) of the VCSEL, the output optical power is very low and mainly due to spontaneous emission. $I_{th}$ is the minimum current above which the stimulated emission begins, and lasing action occurs [3]. $I_{th}$ of the commercially available VCSEL
diodes are generally below 1 mA. Above $I_{th}$, the output light power is linearly proportional to the input current given by equation (2.1).

Figure 2.2 VCSEL output light power ($P_{op}$) and the forward biased diode voltage ($V_{VCSEL}$) as a function of the current ($I_{VCSEL}$).

Slope efficiency of the VCSEL diode ($\eta$) is the intrinsic efficiency of the VCSEL to convert input electrical current to output optical power. Typical slope efficiency of the VCSEL published in literature has a wide range from 0.3 mW/mA to 0.78 mW/mA [8]-[12]. Figure 2.2(b) shows the VI curve of the VCSEL diode. The voltage drop corresponding to the threshold current of the diode is called the threshold voltage drop ($V_{th}$) [2]. Above $I_{th}$, the output voltage ($V_{VCSEL}$) is linearly proportional to the input current as shown and is approximated by equation (2.2). VCSEL diodes have a large series resistance because of the high resistance of DBR mirror stack. Although it seems that VCSEL output is highly linear to the input current, severe bandwidth limitations and non-linearities do exist for VCSEL when modulated at high speed and at lower current levels.
\[ P_{op} = \eta (I_{VCSEL} - I_{th}) \]  
(2.1)
\[ V_{VCSEL} \approx V_{th} + I_{VCSEL}R_V \]  
(2.2)

2.2 VCSEL Model

VCSEL electro-optical behaviour is modelled as a combination of electrical and optical model for simulation. Electrical model captures the parasitic BW limitation of the VCSEL [3]. In the electrical model shown in Figure 2.3(a), \( C_j \) and \( R_j \) represents the forward biased junction capacitance and the junction resistance, respectively, \( R_s \) represents the contact and distributed Bragg reflector (DBR) resistance, and \( C_p \) and \( R_p \) represent the pad parasitics. The current flowing through the VCSEL junction resistance results in the lasing action, leading to photon generation and emitting output light power. \( R_j \) is dependent on the VCSEL bias current. As the data sheet for VCSELs only provide a lumped resistance (\( R_{VCSEL} \)) and capacitance (\( C_{VCSEL} \)) value, a lumped first-order model of VCSEL is very popular in literature [16][17]. Figure 2.3(b) shows the lumped first-order low pass filter model for VCSEL with package inductances \( L_{b1} \) and \( L_{b2} \).

![Figure 2.3](image)

Figure 2.3 (a) Conventional second-order electrical model of the VCSEL [3] (b) simplified lumped first-order electrical model of the VCSEL with the package inductance.
VCSEL optical bandwidth is regulated by two coupled differential equations that describe the interaction of the electron density, $N$, and the photon density, $N_p$ [3]. The rate of the electron density change is set by the number of carriers injected into the laser cavity volume, $V$, via the device current $I$, and the number of carriers lost via desired stimulated and non-desired spontaneous and non-radiative recombination:

$$\frac{dN}{dt} = \frac{I}{qV} - \frac{N}{\tau_{sp}} - G N N_p$$

(2.3)

where $\tau_{sp}$ is the non-radiative and spontaneous emission lifetime and $G$ is the stimulated emission coefficient. Photon density change is governed by the number of photons generated by stimulated and spontaneous emission and the number of photons lost due to optical absorption and scattering:

$$\frac{dN_p}{dt} = G N N_p + \beta_{sp} \frac{N}{\tau_{sp}} - \frac{N_p}{\tau_p}$$

(2.4)

where $\beta_{sp}$ is the spontaneous emission coefficient and $\tau_p$ is the photon lifetime. Combining the two rate equations and performing the Laplace transform yields [3][10][18]

$$H_i(f) = \frac{f_r^2}{f_r^2 - f^2 + j\left(\frac{f}{2\pi}\right)\gamma}$$

(2.5)

$$f_r = D \sqrt{I_d - I_{th}}$$

(2.6)

$$\gamma = K f_r^2 + \gamma_0$$

(2.7)

where $f_r$ is the relaxation oscillation frequency of the VCSEL that is dependent on the bias current, $D$ (also referred as the D-factor) denotes the rate of increase of resonance frequency with the current, $\gamma$ is the damping factor, $K$ is called the K-factor and $\gamma_0$ is the damping factor offset.
Two factors exacerbate the performance of VCSEL at low power and high data rates: (1) When biased at low currents to reduce power consumption, the optical transfer function is underdamped. This cause peaking in the optical frequency response and ringing in the optical pulse response, leading to ISI and degrading eye quality at high data rate. (2) The optical pulse response has a longer fall time than rise time [19][3]. This non-linearity due to the VCSEL optical dynamics is modeled in VerilogA [10] and compensated by implementing asymmetric rise and fall pre-emphasis in the driver to enhance the fall time by induced/accelerated charge removal [19].

An electrical RLC filter has a second order transfer function and can be underdamped or overdamped depending upon on the value of the passive components. Thus, it can be used to model the second order non-linearities in the optical transfer function as shown in Figure 2.4 for simulation purposes [10][18]. The output optical power ($P_{op}$) is modelled as a voltage and $L_v$ and $C_v$ model the dependency on the bias current to change the damping of the filter [10]. Although VCSEL parameters and hence its output is dependent on the temperature [3], no temperature dependence is accounted or modelled in this design.

Figure 2.4 Second order electrical model for VCSEL optical dynamics [10][18]. Output light ($P_{op}$) is modelled as voltage. $L_v$ and $C_v$ are dependent on the bias current.
It is evident from the rate equation that with the increase in the bias current, the output power increases and the bandwidth of the VCSEL improves. However, with the increase in the bias current, VCSEL gets heated up and its internal temperature increases [18]. With the increase in the temperature, $\eta$ reduces and $I_{th}$ increases thus, from equation (2.1) the output optical power saturates at very high current leading to average lifetime reduction and performance degradation [3] [18].

### 2.3 Prior Arts and Limitations

VCSEL drivers are usually driven in common-cathode (CC) or common-anode (CA) configuration. Figure 2.5(a) shows a popular CA implementation of a VCSEL driver. CA drivers in CMOS are often implemented using an all-NMOS, low voltage-threshold ($V_t$) devices that drive the VCSEL cathode. Low-$V_t$ operation and lower parasitics of NMOS (compared to their PMOS devices) help in attaining higher operating speed. The high voltage needed for forward biasing the VCSEL diode (VDDH) is applied to its anode externally or on-chip. In a CA current mode (CM) driver shown in Figure 2.5(a), complementary data signals, D and DB, feed into the CM circuit to steer the current in its two arms. The right arm feeds the modulation current into the VCSEL. The left arm mimics the VCSEL impedance, to emulate a pseudo-differential operation. The right arm must also have an additional current sinking path for $I_{bias}$. When VDDH and VDDL are connected to the same supply pin on-chip [18], the effect of supply bondwire $L_{b0}$ to data-dependent supply switching noise (SSN) and ISI is removed, and a pseudo-differential operation is ensured. However, the effect of signal bondwires $L_{b1}$ and $L_{b2}$ are not mitigated, degrading performance at high data rates. There is also a significant overhead in power consumption, as VDDL, being equal to VDDH, is high due to VCSEL bias requirements. Even though the VCSEL is essentially driven single-ended, to prevent SSN and ISI, the current in the left branch is essentially “wasted” for
pseudo-differential action. When a separate VDDL is used on-chip to save power (VDDL < VDDH) [10], \(L_{b0}, L_{b1}\) and \(L_{b2}\) create SSN.

A CM CC implementation shown in Fig. 2.5(b) has similar limitations [8]. In CC driver, the bias \(I_{\text{bias}}\) and the modulation current \(I_{\text{mod}}\) necessary to drive the VCSEL is generated from a PMOS current source which is connected to a high voltage supply that exceed the nominal supply of a typical CMOS process. These PMOS current sources are usually implemented using either thick gate PMOS devices or cascode structures to avoid device breakdown. However, this increases the total parasitics at the driving node, limiting the BW of the driver [14].

In both CC and CA CM implementations of the driver described above, the impedance looking into the driver from the VCSEL is large. In these high-output impedance drivers, there exists an inherent tradeoff between power consumption and supply bondwire SSN generation. Furthermore, the effect of signal bondwires are not mitigated in either designs leading to performance degradation at higher speed. These effects are further exacerbated in an array implementation, where supplies are often shared among different VCSEL drivers.

To reduce SSN, the number of ground pads are usually increased to reduce the effective inductance \(L_{bg}\) and a large on-chip decoupling capacitor \(C_d\) is added at the VDDL pad [8]. Also, since one of the terminal of the VCSEL diode is connected to an external bias (VDDH or GND) as shown in Figure 2.5(a) and 2.5(b), the noise at these external pads gets directly coupled to the VCSEL output degrading high frequency performance. Hence, some recent implementations have also modified the VCSEL packaging as shown in Figure 2.5(c) and 2.5(d) so that the bias to the VCSEL is applied on-chip which facilitates the addition of a huge on-chip decoupling capacitor at VDDH
Nevertheless, the current is still “wasted” in the left branch, and the pad to reduce SSN [8], [9]. Nevertheless, the current is still “wasted” in the left branch, and the
impact of $L_{b2}$ and $L_{b1}$ is not accounted for.

### 2.4 Impact of Package Parasitics

Figure 2.6(a) presents a simplified small signal equivalent model of the VCSEL driver packaged to the VCSEL die. The driver is assumed to be ideal, with an output resistance of $r_o = 300 \, \Omega$ and capacitance of $C_d = 300 \, \text{fF}$. Pad parasitics are assumed to be absorbed in the driver, and the VCSEL die is treated as a single pole circuit with $R_{VCSEL} = 50 \, \Omega$ and $C_{VCSEL} = 200 \, \text{fF}$. At 15 Gb/s, Figure 2.6(b) shows the simulated eye diagram of the VCSEL junction current ($I_v$) without any package bondwire. The impact of different package parasitics are then shown in Figure 2.6(c)-(d). Packaging inductance, $L_{b2}$, in the signal path of the VCSEL causes undesired series peaking [8] and results in overshoot and ringing in the transient response leading to ISI and signal quality degradation as shown in Figure 2.6(c). However, both supply and signal package parasitic inductance of the driver are detrimental to high-speed performance. As shown in Figure 2.6(d), adding $L_{b1}$ can result in significant ringing. A prior-art dampened this ringing by using a low $R_{t}$ CM driver, at the expense of degrading the modulation efficiency, as shown in Figure 2.6(e) [17].

Herein, we propose the use of a low $R_{t}$ VM driver to prevent ringing, and improve efficiency.

With new standards such as IEEE 802.3 adopting PAM4 and other advanced modulation schemes to increase the data rate to save power [20], constraints for linearity in the TX are becoming more stringent to accommodate multiple amplitude levels when compared to NRZ. Hence, it is imperative to mitigate the non-linearity introduced by the package parasitics in the PAM4 transient response.
Figure 2.7 illustrates the impact of different package parasitics on the transient PAM4 electrical eye-diagram of the VCSEL junction current $I_v$ at 25 Gb/s. Figure 2.7(a) shows the simulated PAM4 response of the ideal driver connected to VCSEL without considering any package parasitics. Figure 2.7(b) highlights the impact of the signal package parasitic ($L_b2$) in causing ISI due to the overshoot and ringing in the transient PAM response. The excessive ringing due to both the signal and supply package parasitics ($L_b2$ and $L_b1$, respectively) leads to eye quality degradation and closure at higher data rates as in Figure 2.7(c). It is evident from Figure 2.6 and Figure 2.7 that the non-linearity caused due to the SSN and ISI of the bondwires are more detrimental to the
The non-linearity caused by the signal package parasitics can be mitigated by using a low R<sub>t</sub> driver as shown in Figure 2.7(d).

This work presents a VCSEL driver with a fully differential push-pull modulation to mitigate the impact of supply package (L<sub>b0</sub> and L<sub>b3</sub>) to SSN and minimize current wastage for differential operation. Voltage-mode (VM) operation of the driver, with its low output impedance (R<sub>t</sub>), mitigates the impact of signal package (L<sub>b1</sub> and L<sub>b2</sub>) while consuming a fraction of current when compared to low R<sub>t</sub> CM VCSEL drivers as shown in Figure 2.8 [11]. Low R<sub>t</sub> also prevents peaking in the electrical response due to the signal package, as in [8], [17].

**Figure 2.7** Simulated PAM4 eye diagrams of the VCSEL junction current I<sub>v</sub> at 25Gb/s (a) without any package inductance (b) with only signal package inductance L<sub>b2</sub> (c) with both supply and signal package inductances, L<sub>b1</sub> and L<sub>b2</sub> and (d) with r<sub>o</sub> = 50 Ω to dampen the ringing due to L<sub>b1</sub> and L<sub>b2</sub>.
<table>
<thead>
<tr>
<th>Driver</th>
<th>Coupling</th>
<th>$r_o$</th>
<th>SSN due to $L_{b0}$</th>
<th>SSN &amp; ISI due to $L_{b1}$ &amp; $L_{b2}$</th>
<th>Power Consumed</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM w/ VDDL = VDDH [7]</td>
<td>DC</td>
<td>High</td>
<td>😞</td>
<td>😞</td>
<td>😞</td>
</tr>
<tr>
<td>CM w/ VDDL &lt; VDDH [4]</td>
<td>DC</td>
<td>High</td>
<td>😞</td>
<td>😞</td>
<td>😞</td>
</tr>
<tr>
<td>CM [6]</td>
<td>AC</td>
<td>Low</td>
<td>😞</td>
<td>😞</td>
<td>😞</td>
</tr>
<tr>
<td>Proposed VM</td>
<td>AC</td>
<td>Low</td>
<td>😞</td>
<td>😞</td>
<td>😞</td>
</tr>
</tbody>
</table>

Figure 2.8 Comparison of prior-art CM drivers to the proposed VM driver
**Chapter 3: Proposed VM VCSEL Driver**

Figure 3.1 shows a simplified schematic for the proposed VM differential push-pull driver. As discussed in Chapter 2, both the CA and CC VCSEL drivers suffer from the SSN generation due to bondwire which causes undesirable overshoot and ringing in the transient response leading to ISI. In the proposed driver, DC $I_{\text{bias}}$ needed for forward biasing the VCSEL diode is provided by a current DAC. $I_{\text{mod}}$ is steered (pushed and pulled) by the differential high-speed VM driver through the AC coupling capacitor. As a constant $I_{\text{mod}}$ is drawn from the VDDL supply, the proposed driver is immune to the supply package parasitic, $L_{b0}$. Also, the driver is designed to have a low $R_t$ below 100 $\Omega$ to dampen ringing in the transient response caused by the signal package parasitic, $L_{b1}$ and $L_{b2}$. Thus, the proposed driver mitigates the effects of both the supply and signal package parasitics. A fully-differential VCSEL driver was first proposed in [12], but it used off-chip...
transmission lines and bias-Ts mandating the need to drive a terminated VCSEL to avoid reflections.

The differential low $R_t$ driver can be implemented either in VM or CM as shown in Figure 3.2. These differential low $R_t$ driver implementations are robust and insensitive to both the supply and signal package parasitics. Compared to CM driver, VM drivers consume less power and are easily scalable with the CMOS process [21]. Also, with CMOS scaling, transistor behaves as a better switch with faster switching speed than a current source [22]. In a low $R_t$ differential CM driver as shown in Figure 3.2(a), the tail current is split between the load (VCSEL) and the termination (low $R_t$), unlike in a VM driver shown in Figure 3.2(b). Thus, for a VCSEL, CM driver draws a current of $I_m$ given by equation (3.1) from the VDDL supply. Figure 3.3 illustrates the ratio of the power consumption in a VM driver ($P_{VM}$) to that in a CM driver ($P_{CM}$) when VDDL implementing

![Figure 3.2 Schematic of the low output impedance differential driver in (a) current mode and (b) voltage mode.](image-url)
the low $R_t (= 50 \, \Omega$ or $100 \, \Omega$). For example, if the equivalent junction resistance of the VCSEL ($R_{VCSEL}$) is $50 \, \Omega$, designing a VM driver with $R_t = 100 \, \Omega$ results in a power savings of up to 60 % in the driver. Thus, voltage mode logic is a better choice for implementing the low impedance driver.

$$I_{mod} = I_m \left( \frac{R_t}{2R_t + R_{VCSEL}} \right)$$  \hspace{1cm} (3.1)

$$\frac{P_{VM}}{P_{CM}} = \frac{I_{mod} \cdot VDDL}{I_m \cdot VDDL} = \frac{R_t}{2R_t + R_{VCSEL}}$$  \hspace{1cm} (3.2)

![Graph](image.png)

**Figure 3.3** Lowering $R_t$ reduces ringing due to $L_{b1}$ and $L_{b2}$. Power consumption of a differential VM driver with low $R_t$ is only a fraction of the power consumption of a differential CM driver with low $R_t$, for a fixed VCSEL modulation current ($I_{mod}$) and varying VCSEL junction resistance.

Differential drive for the VCSEL, however, is only suitable for VCSEL dies where both the anode and the cathode pads are exposed for driving with electrical signal. In some of the VCSEL arrays,
the cathode pad may be shared at the bottom side of the VCSEL array, making it unsuitable for this architecture.

3.1 Asymmetric Equalization Frequency Analysis

Although the peaking in the electrical transfer function of the VCSEL driver due to the package parasitics can be mitigated by using a low output impedance differential driver, the nonlinearity in the optical transfer function of the VCSEL is dependent on the VCSEL parameters in the rate equation, temperature and the bias current, thus requiring programmable equalization to mitigate them. To equalize the peaking caused by the VCSEL optical response, a modified FIR based equalizer with anti-peak response to cancel the VCSEL peaking is used [10][23].

To get an intuitive understanding of the equalizer response, consider a case where the pre-emphasis response is symmetric for rise and fall edges. Suppose the incoming digital data stream \( (a) \) is delayed by a fraction of a UI represented by \( t_d \) shown in equation (3.3). The delayed data in the Z domain can be expressed as \( a \cdot Z^{-\alpha} \). The data and the delayed data stream can be used to extract the edge information given by equation (3.4). Figure 3.4(a) shows the waveforms in time domain. The scaled version of the edge data is subtracted from the original data stream to get the equalizer response given by equation (3.5). Figure 3.4(b) shows the frequency response of the equalizer plotted in MATLAB. From the response of the equalizer, it can be shown that the anti-peak of the equalizer occurs at a frequency given by \( f_p = 1/(2 \cdot t_d) \) [10]. When \( \alpha \) is set in accordance to the resonance peak of the VCSEL optical response and \( C_1 \) is scaled according to the amount of peaking, an optimal flat response can be obtained as shown in Figure 3.4(b).
\[ t_d = \alpha \cdot UI; \]  
\[ \text{Edge} = a \cdot (1 - Z^{-\alpha}) \]  
\[ \text{Equalizer} = a - C_{-1} \cdot \text{abs(Edge)} \]

3.2 Circuit Implementation

The top-level block diagram of the fully-differential VCSEL driver is shown in Figure 3.5. The VCSEL driver consists of an 8-bit thermometer-coded bias-current DAC DC coupled to the VCSEL and a high-speed driver connected to the VCSEL through an AC coupling capacitor. The high-speed driver consists of programmable single ended 25–70 \( \Omega \) impedance (\( R \) at the input, differential buffers, delay generation block, modulation and equalization circuits. All the high-speed blocks are implemented to generate differential signals to mitigate the SSN. A programmable on-chip shift register is used to control different functionalities in the driver.
The 8-bit thermometric weighed current DAC for biasing the VCSEL is shown in Figure 3.6. The current DAC provides tunable current from 0 – 6.7 mA. The slices of the DAC are implemented as a 1:10 current mirror using thick-oxide high voltage (3.3V) transistors to avoid device breakdown. The PBIAS needed for biasing the PMOS in the current DAC is generated on-chip as shown in Figure 3.6. The PBIAS can also be fed off-chip (PBIAS_EXT). Since the modulation current ($I_{mod}$) swings around the DC operating bias point ($I_{bias}$) as shown in Figure 3.5, VCSEL must be optimally biased to maximize extinction ratio (ER) and OMA with low power consumption. In this design, the lower level of the swing ($I_{bias}-I_{mod}$) is biased at ~ 1.4 mA just above the VCSEL threshold of 0.8 mA to achieve highest ER and OMA while still avoiding the laser turn on delay [2].

A fully-differential CMOS inverter-based input buffer is used to receive data from the external BERT. A simple inverter-based data receiver ensures low power consumption and suitability to CMOS process scaling. A programmable delay block is included to generate the delay ($t_d$) needed
for equalization pulse generation as in [2]. The rising edge pulse (Rise) and its compliment (RiseB),
and the falling edge pulse (Fall) and its compliment (FallB) is extracted using simple CMOS based
logic gates from the incoming data signal to provide asymmetric equalization as shown in Figure.
3.7. The width of the pulse can be varied by changing $t_d$ and the amount of equalization can be
programmed using control bits.

The schematic of the VM driver capacitively coupled to the VCSEL is shown in Figure 3.8(a).
The VCSEL driver uses 1 main tap, 1 rise tap and 1 fall tap to implement a modified FIR
equalization to compensate for the VCSEL optical non-linearity. The differential push-pull driver
has $2\times$ swing for a given power consumption of the driver and does not generate SSN. The
schematic of the inverter based VM driver slice of the main tap is shown in Figure 3.8(b) [24]. The
peak-peak modulation current for the main tap, rise tap and fall tap are tunable from 0–10 mA, 0–
5 mA, and 0–5 mA, respectively, with 8 bits of thermometric weighed control for each. The rise

---

**Figure 3.6 Schematic of the bias generation block for the current DAC and the programmable bias
current DAC.**
and fall taps have half the strength of the main tap. AC coupling is implemented using metal-insulator-metal (MIM) capacitors ($C_{ac} = 20$ pF) as their capacitance does not change significantly with the applied voltage unlike MOS capacitors. They also have higher density compared to metal-oxide-metal (MOM) capacitors. The capacitance value can be reduced and the low frequency cut-off can be resolved by using techniques discussed in Chapter 6.

Figure 3.7 Schematic of CMOS logic gates used for the equalization pulse generation.

Figure 3.8 (a) Schematic of the fully-differential push-pull VM output driver with asymmetric equalization and (b) a driver slice.
Chapter 4: Layout Considerations, Scanchain and PCB design

4.1 Standalone Scanchain Design

The proposed fully-differential VM VCSEL driver has many programmability features in the design for input impedance matching, delay generation for equalization, bias current and modulation current control and rise and fall equalization. Such programmability provision is often embedded in any modern complex systems like Phase locked loop (PLL), Radio frequency (RF) transceiver etc. to ensure functionality and robust operation across PVT [25]. Scan chain is an on-chip programmable shift register that can be used to provide the digital control bits for testing with reduced pin count, area and power [26].

The proposed driver and many other complex systems designed by other students in UBC SOC lab highly rely on an on-chip scanchain for test and characterization. A 128-bit long standalone scan chain is custom designed in a 65nm CMOS process, taped out separately and successfully measured prior to the tapeout for the prototype VM VCSEL driver.

![Schematic of the modified D flip-flop](image)

*Figure 4.1 Schematic of the modified D flip-flop used as the basic building for the scanchain design.*
Figure 4.1 shows the schematic of the flip-flop available in the 65nm library used as the fundamental block in the scan chain design. When enable is high, the flip-flop samples the data (D_in) at every clock cycle. When enable is low, the flip-flop holds the previous value. The flip-flop also has a synchronous reset to flush the bits from memory in the serial chain.

Figure 4.2 shows the top-level schematic of the custom made 128-bit long scan chain used in the design. The scan chain consists of a 128-bit long shift register to serially program the digital bits into the register, and a shadow register connected to each output of the serial shift register chain to parallelly load the programmed bits and enable/disable the circuit blocks. Although the serial shift register itself acts as a basic scan chain, its standalone use as a scan chain is not recommended as it might cause the circuit to go to the undesired state during serial programming. This can cause undesired glitches in the output or in some cases, even damage the circuit. The parallel shadow register helps mitigate this problem by loading the serial register only when the serial chain is completely programmed, and the shift signal is turned low.
Although, scan chain is a low-speed circuit and the design seems simple, the setup ($t_{\text{setup}}$) and hold ($t_h$) time considerations are very important to ensure correct functionality of the serial shift register chain. Figure 4.3 shows the schematic of two flip-flops connected in cascade, as in scan chain. The constraints for setup time and hold time are given by equation (4.1) and (4.2) respectively. It is evident from equation (4.1) that the setup margin can be improved by reducing the clock speed of the scan clock. However, hold time is dependent not on the operating speed but rather on the intrinsic delay parameters of the flip-flop and combinational logic [26]. Thus, hold time violation is more detrimental and the design must ensure sufficient hold time margin even for a long chain of serial shift registers. Hence, hold time of the flip-flop is made negative (-10 ps) in this design by adding more delay buffers in the data path than the clock path.

$$t_{\text{clk}-q} + t_d + t_{\text{setup}} < T_{\text{clk}} + t_{\text{skew}}$$  \hspace{1cm} (4.1)  

$$t_{\text{clk}-q} + t_d - t_{\text{skew}} > t_h$$  \hspace{1cm} (4.2)
Figure 4.4 shows the layout of the scan chain designed in Cadence Virtuoso. The scan chain needs 7 pads for its operation. These 7 pads include VDD, GND, serial input data, reset, shift, clock and serial output for verification. Necessary ESD protection is provided for all the pads underneath the pads to save area.

As the physical metal routing includes RC parasitic delay, if the shift register is arranged in a linear fashion horizontally or vertically, there will be huge clock skew between the first shift register and the last (128th) shift register degrading the hold margin as in equation (4.2). Thus, a clock tree is implemented for distributing clock, and the shift registers are placed in a square fashion in the layout to reduce area and the clock skew. On-chip Schmitt triggers are used at the input to receive...
all of the low-speed signals for scan, and to offer noise immunity during transitions from substrate coupling. Figure 4.5 shows the die photo of the standalone scan chip.

### 4.2 Layout Considerations

Figure 4.6 shows the annotated full chip layout of the proposed fully differential VM VCSEL driver design in Cadence Virtuoso using a 9-metal layer 65nm CMOS process. The core area of the chip is 400*250 µm² in a 0.6*1mm² full chip die area. An on-chip scan chain discussed in the
previous section is integrated with the design to facilitate testing and measurements. Most of the remaining unoccupied area is filled with decoupling capacitors for improved noise performance. The decoupling capacitor is custom made by adding metal-oxide-metal (MOM) capacitor on top of the NMOS RF capacitor from the library for improved capacitance density and better performance.

There are 31 pads used in total in this design. The pads are connected to the electro-static discharge (ESD) diodes for protection. The RF pads uses only the higher metal layers (M9 to M8) for reduced parasitics, DC pads and low frequency pads uses M9-M4 stack, ESD diodes are placed underneath.

![Figure 4.7 Layout of the high frequency drive including differential CMOS based input receiver, programmable delay generation for equalization, equalization pulse shaping circuit and the output VM driver.](image-url)
the pads to save area. All the pads with the ESD diodes were custom designed to minimize area and parasitics as part of tapeout 1 with the standalone scanchain.

Extensive care is taken to reduce noise and crosstalk, and hence the chip is powered through multiple supplies: one for scan chain, one for the entire high-speed driver, and one for VCSEL bias DAC. The GND is shared between the high-speed driver and the DC current DAC, while the scan uses a separate ground (GND_SCAN) to avoid noise coupling. Also, the two separate grounds are connected using the power cut cells (back-back connected diode) for enhanced ESD protection.

![Figure 4.8 Layout of the high voltage DC bias PMOS and NMOS based IDAC.](image)

while still decoupling noise. Power clamps are added between all the power supplies and the respective grounds for enabling closed loop discharge path during any ESD event. The input and
output high speed signals are routed in M8 and M9 to reduce the parasitic resistance and capacitance. The power and GND rail is routed using strapped metal stack (M9-M3) to reduce the effective resistance, IR drop and increase the current handling capability of the power rails. The entire core area layout is made horizontally symmetrical to reduce the mismatch between the data (D) and its compliment (D_B). RF metal-insulator-metal (MIM) capacitors are used for ac-coupling because of high linearity and moderate density when compared to MOS capacitor. The input termination DAC is made using poly resistor because of its high density, and hence reduced area. The total area of the differential input DAC is 40×90 um². Guard rings are added for every 15×15 um² of the active area to reduce the chances of latch up. All the logic circuits in the high-speed driver path shown in Figure 4.6 are built using low voltage threshold (LVT) transistors for enhanced performance. The DC bias path uses thick gate high breakdown voltage transistors for safety and reliability as shown in Figure 4.7.

4.3 PCB Design Considerations

As discussed in Section 2, wirebond inductance severely degrade the performance of the high-speed systems. Although packaging experiments are more robust and reliable, typical package wirebond inductance ranges from 3–5 nH and are hence not preferable. Probing based experiments are preferred for quick testing of the designs that are sensitive to wirebonds and has less number of pads. Chip on board (COB) packaging is used to reduce the package parasitics and cost for testing in this design. In COB, CMOS transmitter die and the VCSEL die are glued to the same high-speed PCB board and bonded together for electrical connection. Typical wirebond inductance in COB experiments is less than 1 nH.
Figure 4.8 shows the 2-layer, 1oz copper thickness Rogers PCB board designed and fabricated for measuring the prototype VCSEL driver. Rogers substrate is chosen over FR4 for enhanced high-speed performance. The PCB board has a dimension of $37 \times 87 \text{ mm}^2$. The PCB size is skewed intentionally to reduce the routing distance for high speed signals using transmission lines onboard. The top metal layer is used for routing and rest of the area is covered with ground plane. The bottom layer is mainly used as ground shield. Top and the bottom ground planes are shorted using via arrays.

The on-board transmission signal lines are designed to have 50 $\Omega$ impedance for matching. The power lines are made very thick for sufficient current carrying capability and reduce the IR drop. A low dropout regulator is used for all the 3 supplies (VDD_Driver, VDD_Scan and VDDH) to suppress the low frequency noise. Huge on-board capacitors are added very close to the COB packaging to further suppress the high frequency noise. Surface mounted (SMD) capacitances have huge inherent lead inductance. With the increase in capacitance, the lead inductance also increases.
Thus, beyond the self resonance of the capacitor, it behaves like an inductance. Hence a parallel combination of 4 capacitors of value 0.1 μF, 1 μF, 10 μF, and 100 μF are added between each supply and GND on-board to suppress noise over a wide range of frequency.

The DC bias to the chip is tuned using a potentiometer (POT). The output value of the POT is also filtered using the capacitor combination. All the components that are more than a few mm tall (header pin, SMA, POT) are kept far away from the COB packaging to avoid blocking of optical probe head when picking the light using the optical lensed fiber fitted to optical probe as in [8] or to avoid loss in coupling when using the lensed setup as in [27].

The low frequency output signal from the Altera FPGA board generates signals of high amplitude (3.3 V). The high swing output of the FPGA board is level shifted to CMOS level (1V) using resistive division between 2.2 kΩ and 1 kΩ. The output of the resistive division can be buffered by an on-board Schmitt trigger integrated circuits (ICs) to remove the noise during transitions.

The PCB board is successfully used for the following measurements:

1. Electrically characterization of the high-speed driver.
2. Functionality test of the Scan chain.
3. VCSEL Optical eye diagram measurement.
4. Bit error rate (BER) measurement to verify the functionality of the driver.
5. Power consumption measurement for the driver.

The measurements results are discussed in the next Chapter.
Chapter 5: Measurements

5.1 Electrical Measurements

A proof-of-concept prototype was fabricated in a 65nm CMOS process. Figure 5.1(a) shows the die photo of the CMOS transmitter chip. The core area of the chip is 400×250 \(\text{um}^2\) in a 0.6×1 mm\(^2\) die. Figure 5.1(b) shows the VCSEL die. The VCSEL die has a single anode pad at the center surrounded by two cathode pads on the emitting top surface as shown in Figure 5.1(b). In this design, only one of the cathode pad is bonded to the design and the other pad is left open. Chip on board (COB) packaging is used to reduce the package parasitic and cost for testing in this design. Although we had 40 CMOS bare dies, as only a handful of VCSELS were available. Only 5 out of 40 CMOS dies were packaged to the VCSELS for optical measurements. 5 more CMOS dies were bonded to the PCB directly to electrically characterize and ensure full functionality of the driver.

Figure 5.2 shows the die photo of the CMOS transmitter chip wire bonded to the PCB pads using chip on board (COB) packaging technique for electrical measurements. As the proposed CMOS

![Image](a) Die photo of the CMOS VCSEL driver (b) Die photo of the 25 Gbps Finisar VCSEL
driver is not designed to drive a load (50 Ω) through a transmission line, it is not matched to 50 Ω. Hence, to avoid reflections during high speed electrical characterization, an on-board differential termination of 100 Ω is soldered on the PCB board. However, on-board SMD terminations have huge parasitics and degrade impedance matching at high frequencies.

The differential electrical data is fed at full rate from an external Anritsu BERT pattern generator. The electrical output of the driver is measured using an Infineon high speed oscilloscope. The clock output from the BERT is used to trigger the oscilloscope.

Figure 5.3(a) shows the measured electrical eye diagram of the driver at 7 Gb/s for a PRBS7 pattern. Figure 5.3(b) shows the measured eye diagram at 10 Gb/s for a PRBS7 pattern. We suspect that the degraded electrical transient performance at 10 Gb/s is mainly caused by reflections due to impedance mismatch, and is not due to any speed limitation of the driver. Nevertheless, the electrical measurement is a good indicator to show the functionality of the driver.

![Microscope image of the CMOS die, chip on board packaged to the PCB pads for electrical testing.](image)

Figure 5.2
Figure 5.3 Measured electrical eye diagram of the driver for a PRBS7 pattern at (a) 7Gb/s (b) 10Gb/s showing eye degradation due to impedance mismatch.

5.2 VCSEL DC Behavior

Figure 5.4 shows the die photo of the CMOS transmitter chip wire bonded to the VCSEL die using chip on board (COB) packaging technique. Figure 5.5(a) shows the setup used for the optical measurement of the VCSEL output in this design. An external Anritsu1800A BERT is used to provide the differential electrical input data pattern for the design. The modulated VCSEL light output is coupled into a 2m long multimode fiber using the collimating and the focusing lens setup shown is Figure 5.6 [27]. The coupling efficiency of the VCSEL light output is measured using
the HP81533B optical power meter. The high speed modulated optical output is measured using
the Anritsu MP2110A BERTwave which has an embedded optical attenuator and an optical scope
functionality.

The measured currents of the bias IDAC as a function of the scan control word when the driver is
bonded to the VCSEL die is shown in Figure 5.7. The measured output light power of the VCSEL
using the HP81533B optical power meter as a function of the VCSEL bias current is shown in
Figure 5.8. The VCSEL output DC light power is linear beyond its threshold current of ~ 0.8 mA.
The measured $\eta$ of the VCSEL is ~0.125 mW/mA. The datasheet value for $\eta$ of the VCSEL is 0.3
mW/mA. The 3.8 dB optical coupling loss in the measurement setup is de-embedded in the optical
oscilloscope for eye diagram measurements.

---

**Figure 5.4** Microscope image of the CMOS die, chip on board packaged to VCSEL die on a high-speed
PCB board for optical measurements.

---

**Figure 5.5** Setup for (a) optical eye diagram measurement (b) Bit error rate (BER) measurement.
Figure 5.6 VCSEL setup for optimal light coupling using lens. This setup was built by Spoorthi Nayak.

Figure 5.7 Measured bias DAC current as a function of the control word when the driver is connected to the VCSEL die.
High Speed Optical Characterization

VCSEL optical eye diagram is measured using the setup shown in Figure 5.5(a). Figure 5.9 illustrates the impact of equalization to cancel the asymmetry in the optical eye. Figure 5.9(a) shows the VCSEL optical eye when modulated by the driver without equalization. Without equalization, the VCSEL eye is asymmetric with longer fall time and shorter rise time. Figure 5.9(b) is obtained with optimal rise and fall equalization, with the rise and fall tap ratio of 1:2. The equalization improves the quality of the eye diagram making it more symmetrical. An OMA of 2.64 dBm and an ER of 7.2 dB is measured at 13 Gb/s for a PRBS7 pattern with an energy efficiency of 1.75 pJ/b.

The measured optical eye diagram of the VCSEL at 16 Gb/s for a PRBS7 input with optimal rise and fall pre-emphasis is shown in Figure 5.10. The total energy efficiency of the driver with
VCSEL is 1.52 pJ/b and the measured OMA and ER of the optical output is 2.1 dBm and 5.92 dB, respectively.

The bit error in the transmitted optical output of the VCSEL is measured using the setup shown in Figure 5.5(b) to fully verify the functionality of the transmitter. The optical output of the VCSEL is converted into electrical signal using the Discovery semiconductor PD+TIA module. Fig 5.11 shows the measured opto-electrical eye diagram at 12 Gb/s from the PD+TIA module. The electrical

Figure 5.9 Measured eye diagram at 13 Gb/s (a) without equalization, and (b) with optimal rise and fall equalization.

The bit error in the transmitted optical output of the VCSEL is measured using the setup shown in Figure 5.5(b) to fully verify the functionality of the transmitter. The optical output of the VCSEL is converted into electrical signal using the Discovery semiconductor PD+TIA module. Fig 5.11 shows the measured opto-electrical eye diagram at 12 Gb/s from the PD+TIA module. The electrical

Figure 5.10 Measured eye diagram at 16 Gb/s with optimal rise and fall pre-emphasis setting.
Figure 5.11 Measured opto-electrical eye diagram at 12 Gb/s. The optical output of the VCSEL is converted into electrical signals using the PD+TIA module for bit error rate (BER) measurement. The output of the PD+TIA module is then fed back to the BERT for detecting errors in the received data stream. A BER of $10^{-12}$ is verified up to 12Gbps using the above setup. Measurements were limited to 12 Gb/s because of the limited BW and the responsivity of PD+TIA module at 850 nm wavelength.

Figure 5.12 Measured eye diagram with optimum rise and fall pre-emphasis at 13Gbps for a (a) PRBS7 pattern (b) PRBS15 (c) PRBS31 pattern

Figure 5.12 shows the impact of the ac coupling capacitor in the signal path of the modulation current. The finite on chip ac capacitors of 20 pF create the low frequency cut-off attenuating the long CID's when the length of the data pattern increases. For this measurement, the VCSEL was biased suitably and an optimum equalization was applied for symmetrical eye opening.
measured eye diagram at 13Gbps for a PRBS7, PRBS15 and PRBS31 input pattern is shown in Figure 5.12(a), (b), and (c), respectively. The low frequency cut-off can be resolved by using the techniques described in Chapter 6.

5.4 Power Consumption and Performance Summary

Figure 5.13 shows the power breakdown of the proposed push-pull VM VCSEL driver at 16 Gb/s. A major fraction of the total power, around 35% in this design is dissipated by the VCSEL to generate useful output optical power. The summary of the results achieved are compared with the prior-art in Table 1. The prototype in 65nm CMOS compares favorably to other drivers in energy efficiency. A driver in 32nm SOI achieves a superior efficiency of 0.77 pJ/b at 20 Gb/s [10]. However, it leverages a VCSEL with 2.6× higher slope efficiency (η). VCSEL η varies widely from 0.2 - 0.75 mW/mA [8], [10], [12], therefore rendering pJ/b as a difficult comparison metric.

![Power Consumption Breakdown Chart](image)

Figure 5.13 Power consumption breakdown chart of the prototype driver with equalization at 16 Gbps for the total power of 24.2 mW.
When a VCSEL diode with threshold current ($I_{th}$), slope efficiency ($\eta$), series resistance ($R_{VCSEL}$) and diode voltage drop of ($V_{th}$) is excited with the current of $I_v$ from an ideal supply, the desired $P_{op}$ and the total input electrical power ($P_T$) is given by equation (5.1 and(5.2), respectively. Power conversion efficiency (PCE) [28] of the VCSEL is defined as the ratio of desired $P_{op}$ to $P_T$ consumed in the diode and is given by equation (5.3). It is evident from equation (5.3) that the PCE of the VCSEL is significantly dependent on the slope efficiency than other parameters [28].

$$P_{op} = \eta (I_v - I_{th})$$

(5.1)

$$P_T = (V_{th} + R_{VCSEL}I_v)I_v$$

(5.2)

$$PCE_{vcSEL} = \frac{P_{op}}{P_T} = \frac{\eta (I_v - I_{th})}{(V_{th} + R_{VCSEL}I_v)I_v}$$

(5.3)

PCE can be normalized to the VCSEL $\eta$ to compare different drivers irrespective of the VCSEL efficiency to get an estimate of the driver efficiency. Improving the overall PCE of the driver is paramount to improving the overall energy efficiency of the link. Thus, recent research has laid

**Figure 5.14** VCSEL-normalized power-conversion efficiency of 10-26 Gb/s CMOS drivers published during the last decade. $\eta$-normalized PCE = ($P_{op}/\eta$)/$P_T$. 
significant emphasis on improving the overall PCE (wall plug efficiency) of the laser driver. These efforts include designing a VCSEL with higher $\eta$ and lower $I_{\text{th}}$, $R_{\text{VCSEL}}$, and $V_{\text{th}}$ to improve the intrinsic PCE of the VCSEL, and improving the $\eta$-normalized PCE of the driver.

For a VCSEL driver, $P_T$ in equation (5.5) includes power due to $I_{\text{bias}}$ ($P_{\text{bias}}$), power due to $I_{\text{mod}}$ ($P_{\text{mod}}$) and power consumed by the rest of the circuit ($P_{\text{rem}}$), and $P_{\text{op}}$ is given by equation (5.4). Figure 5.14 plots the $\eta$-normalized PCE of the 10-26 Gb/s CMOS VCSEL drivers published in the literature during the last decade, highlighting the performance of the prototype fully-differential VM driver. Clearly, the prototype drive achieves the highest $\eta$-normalized PCE of 18.7%.

$$P_{\text{op}} = \eta(I_{\text{bias}} + I_{\text{mod}} - I_{\text{th}})$$ (5.4)
\[ P_T = (P_{\text{mod}} + P_{\text{bias}} + P_{\text{rem}}) \]  \hspace{1cm} (5.5)

\[ \eta - \text{normalized PCE} = \frac{P_{\text{op}}/\eta}{P_T} = \frac{(I_v - I_{th})}{(V_{th} + R_{th}I_v)I_v} \]  \hspace{1cm} (5.6)
Chapter 6: Conclusion and Future work

6.1 Conclusion

As data rates for optical interconnects increase, and advance modulations such as PAM4 are adopted, reducing the effect of bondwire parasitics and power consumption of the drivers will only become more critical. Scaling of CMOS processes improves the performance of digital circuits such as inverters, but degrades the performance of current sources. We present an inverter-based fully-differential VM driver that mitigates the effects of bondwire parasitics, considerably reduces the power consumption, and has the promise to scale amicably with future CMOS processes. VCSEL non-linearity is compensated by asymmetric 3-tap rise and fall pre-emphasis. A proof-of-concept prototype in 65nm CMOS achieves a total energy efficiency of 1.52 pJ/b at 16 Gb/s and a VCSEL-normalized power conversion efficiency of 18.7 % which is the highest for any 10-26 Gb/s CMOS VCSEL driver, to the best of our knowledge.

6.2 Future work

The proposed low-power architecture is insensitive to both the supply and signal package parasitics. However, it uses an ac coupling capacitor in the signal path which causes an undesired low frequency cut-off to the modulating data attenuating the eye height and introducing jitter for longer PRBS pattern with long continuous identical digits (CIDs). As future work, we propose modifications to our ac-coupled VM driver architecture to resolve the low frequency cut-off and reduce the capacitor area, and briefly present some simulation results.
Figure 6.1(a) shows the schematic of an ideal driver ac coupled to the load (R_v). The ac coupling capacitor (C_{ac}) introduces a low frequency cut-off (f_c) to the signal path. For a fixed load (R_v), the capacitor value must be increased to a very large value to reduce the low frequency cut-off. Figure 6.1(b) shows the schematic of the modified driver to remove the low frequency cut off and reduce the size of the ac-coupling capacitor using an auxiliary low frequency path as in [8][11]. In Figure 6.1(b), the gain transfer function (TF) from V_{in} to V_{out} is given by equation (6.1). Since the single dominant output pole for both the high frequency driver (HFD) and the low frequency driver (LFD) is same, when the low frequency DC gain is matched to the high frequency gain given by equation (6.2), an optimal flat response is obtained as in Figure 6.2(a).

Figure 6.1 (a) Schematic of the ideal driver ac coupled to the load (b) Schematic of the ideal driver ac coupled to the load with an additional feedforward low frequency data path. (c) Small signal model of the ac coupled driver with the feedforward path.

Figure 6.1(c) shows the simplified small signal equivalent model with finite output load impedance (r_o) and load capacitance (C_L). In Figure 6.1(c), the gain TF is given by equation (6.3). When the low frequency gain (A_{LFD}) is equal to the high frequency gain (A_{HFD}) given by equation (6.6), an optimal flat response is obtained as shown in Figure 6.2(a). In general mismatch in the two gains
can lead to undesired response as in Figure 6.2(b). However, by choosing the HFD gain higher than the LFD gain, a passive continuous time linear equalization (CTLE) can be improvised to get rid of the losses due to the parasitic dominant output pole ($f_c$) as shown in Figure 6.2(c).

\[ V_0 = \frac{I_i R_v}{1 + s R_v C_{ac}} + \frac{V_i * s R_o C_{ac}}{1 + s R_v C_{ac}} \]  
**Equation 6.1**

\[ I_i R_v = V_i \implies V_o = V_i \]  
**Equation 6.2**

\[ V_0 = \frac{I_i (R_v || r_o)}{1 + s (R_v || r_o) (C_{ac} + C_L)} + \frac{V_i * s (R_v || r_o) C_{ac}}{1 + s (R_v || r_o)(C_{ac} + C_L)} \]  
**Equation 6.3**

\[ A_{HFD} = \frac{C_{ac}}{C_{ac} + C_L} \]  
**Equation 6.4**

\[ A_{LFD} = I_i (R_v || r_o) \]  
**Equation 6.5**

\[ A_{HFD} = A_{LFD} \implies V_0 = V_i \frac{C_{ac}}{(C_{ac} + C_L)} \]  
**Equation 6.6**
The simplified ideal model in Figure 6.1(b) assumes an ideal driver and a current source with an infinite bandwidth, and a single pole system. Hence, only the gains of the two paths dictate the shape of the overall frequency response of the system as in Figure 6.2. However, a transistor implementation of the modified driver will have considerable parasitic bandwidth limitation and will lead to a higher order system with more than one pole. Hence, even if the gains of the two paths are matched, the location of the higher order pole can cause undesired peaking and droop in the frequency response leading to non-optimal overshoot, undershoot or ringing in transient response. The undesired peaking and droop in the frequency response caused by the higher order poles in the gain TF can be avoided by designing the dominant pole at the output for both the high speed and the low frequency path.

Figure 6.3 (a) Schematic of the modified push-pull VM driver with a low frequency driver to eliminate the low frequency cut-off and reduce the ac capacitor area.
The block diagram of the modified fully-differential push-pull VM driver to resolve the low frequency cut-off due to the ac-coupling capacitor is shown in Figure 6.3. The low frequency content of the modulation data is pumped into the VCSEL diode using the low frequency CM drivers, LFD_P and LFD_N. Since the data rate of the LFD is low (~ 2-3 GHz), the SSN due to the bondwires Lb2 and Lb1 does not impact the high frequency performance of the overall driver and hence, does not mandate the need for a huge on-chip decoupling capacitor.

Figure 6.4 shows the schematic of the low frequency driver. The basic building block of the LFD is a 1:10 NMOS and PMOS current mirror as shown on Figure 6.4(a) and Figure 6.4(b), respectively. As the VCSEL needs high DC bias, the output current sources in the current mirrors are built using the thick gate high-voltage devices to avoid breakdown. However, the thick gate devices used to build the LFD has huge parasitics and significantly reduces the bandwidth as it results in two dominant poles – at the gate and the drain of the output current source MP and MN respectively. The presence of a dominant pole at the gate of the low frequency path current mirror MP and MN will cause the LFD to have a lower cut-off frequency than the HFD resulting in an undesired droop in the overall frequency response. The implementation in [11] used a huge ac coupling capacitor of 10 pF at the output to make the output pole dominant and to achieve an optimal flat frequency response. Instead, an ac coupling capacitor Cx (200 fF) can be added to the gate of the current mirror to push the pole at the gate of the MP and MN to a higher frequency, as in [8]. Cx enhances the bandwidth by charge redistribution between Cx and the gate capacitance of MP and MN during falling/rising transitions [8]. The cross over frequency between the LFP and HFP at the output nodes P and N respectively, is kept below 2 GHz to avoid SSN generation due to Lb1 and Lb2.
The incoming differential data, D and DB is applied to the differential pairs built using low V_{th} devices for faster switching of the bias current. The current in the right arm is amplified (10× mirrored) before feeding into the VCSEL. The left arm is a dummy replica of the right arm to ensure differential operational and avoid SSN. There is also current sinking path of I_{b} in both the arms of the differential amplifier for DC biasing the VCSEL above its threshold. Cascode devices are employed to provide high output impedance for ensuring device safety and accurate current mirroring.

Figure 6.5 illustrates the impact of the adding the LFD path and reducing the ac coupling capacitor value from 20 pF to 500 fF on the eye diagram of the VCSEL junction current (I_{v}) for the proposed driver. The simulated eye at 15Gb/s for a PRBS31 pattern for the modified driver with only LFD enabled, and with both the LFD and HFD enabled are shown. A 1 nH inductance is assumed for
both the supply and signal package for simulation to capture the SSN and ISI due to bondwire parasitics.

**Figure 6.5 Simulated eye diagram of the modified push-pull driver at 15Gb/s with $C_{ac} = 300\text{fF}$, $R_{VCSEL} = 50\Omega$ and $C_{VCSEL} = 300\text{fF}$ (a) with only the low frequency current source in the P-path and N-path enabled (b) with both the LFD and HFD enabled.**

In summary, our modification and simulations promise that the low frequency cut-off due to the ac-coupling capacitor in the signal path can be resolved. A natural extension for our proposed design is to implement drivers to support advanced modulation schemes such as PAM4 or pulse width modulation (PWM) to further increase the achievable data rate.
Bibliography


